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ABSTRACT

What are the modulation/demodulation schemes that are suitable tor cable or
wireless high speed or broadband data link, between 1Mbps to 30 Mbps? The
recent adoption of modulation schemes such as OFDM, 8-VSB, OAM, for
Digital Television broadcast (DTV), Asymmetrical Digital Subscriber Lines
(ADSL), and Cable Modem (CM) for Internet access, is poss'1ble because of
the increase biUHz in these modulations over conventional modulation
schemes. These modulation/demodulation schemes could also offer similar
advantages to dedicated data link applications such as home-networking using
cable or wireless medium.

This report document the project implementation of Quadrature Amplitude
Modulation as the modulation I demodulation scheme for a Cable/Wireless
Modulation/Demodulation Frontend Module For High Speed/Broadband Data
Link. A hardware prototype was constructed with a 1OBase-T Module interface
to the OAM modulator/demodulator module through a QAM-16 symbol
mapper/decoder.
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REPORT ORGANISATION

This thesis is divided into 3 parts, with each corresponds to the respective
stages of the project.

Part 1 is the progress report generated as a joint-effort with Mr Loh Kee Kiang,
Vincent as fulfilment of the requirements of Project 1 ENS4141. It gives the
literature review of the subject whereby different approaches to the main
objectives of the project are compared. This part of the thesis runs from
chapter 1 to 8 and has 2 appendices, A and B.

Part 2 is the final year project report presented as fulfilment of the
requirements of Project 2 (ENS4241 ). It constitutes the main focus of the
whole project with details on implementation and verification of the ideas and
concepts. This part of the thesis is divided into 6 chapters (chapter 9 to 14)
and has 4 appendices (C to F).

Part 3 is an annex to Part 2 where it includes the work done on the project as
part of the future improvement and development as mentioned in the Part 2 of
this thesis and in preparation for the seminar presentation of the project. It
consists of 5 sub parts.
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CHAPTER

1.

1

INTRODUCTION

Today's network devices, computing peripherals, internet appliance, home
entertainment electronics comes with a varied form of physical interface (USB,
10Base-T, 10Base-2 etc .. ) and supported media (UTPs, coaxial, wireless etc).
It will be interesting to explore the concept of allowing a number of network
appliances with different network interface to be hooked on to a single shared
cable/wireless medium through a class of 'Medium-Transceiver-Interface
(MTI.)'. This would offer the user, say in a home environment, easy access to
the resultant networked resources and make inter-operation between various
devices/appliance/appliance possible (via a protocol translator/server).

The heart of such a class of MTI (other than data control and medium/channel
arbitration unit) is the modulation/demodulator module, which has to provide a
reliable, bandwidth efficient, digital/data modulation and demodulation for
transmission and reception of datH. The objective of this project is firstly, a
detail study of the digital/data modulation/demodulation suitable for such a
class

of

MTI,

evaluating

its

technical

feasibility

and

constraints.

Modulation/demodulation schemes in consideration include OFDM, 8-VSB and
QAM. Secondly, implementation of a suitable modulation and demodulation
scheme for the MTI.

•This project uses, with permission, In some parts, Intellectual property from unpublished works of Huang HK.
Permission Is granted for use only for the purpose of this project.
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1.1

Objectives

The objective of the report is to give an update on the progress attained
so far mainly in the research work for the project.

Firstly. an overview of the three different modulation/demodulation
schemes in consideration. namely, OFDM, 8-1/SB and QAM is briefly
described and defined. This is then followed by a discussion on the
principles of each scheme, their typical generation method and some of
their advantages and disadvantages. The report also includes a short
introduction to the eye diagram and constellation analysis as powerful
visual tools for observing and diagnosing problems within the
modulation/demodulation portion of a digital communication link.

In OFDM, the required amplitude and phase of a carrier can be
calculated base on a QAM modulation scheme, while in 8-VSB, the data
is transmitted exclusively in the amplitude of the RF envelope and not in
the phase. A comparison 8-VSB to a digital modulation format such as
QAM will give insight into the modulation scheme. To gain a good
understanding of QAM, which is crucial for this project, a simulation of a
typicai16-QAM using Matlab is corried out.

This report concludes by giving a recommendation for the future
development of the project, which is to be completed by next semester
in unit ENS4241 Engineering Project 2.

Author: Chong Pay Peng. Clarice (

3

CHAPTER

2.

2

AN OVERVIEW OF MOD/ DEMOD SCHEMES

111 There are many types of modulation schemes available today. Analog
modulation processes perform their magic by changing one or more of the
three characteristics of a sine wave: amplitude. frequency, and phase.

Digital modulation applies a digital data stream to the carrier and makes the
data stream compatible with the RF communications channel. each wave state
generated in this way represents one symbol of data (each symbol is sn N-bit
word where N is a power of two from 1 to 8, depending on the technology
used). The resulting modulations schemes are called amplitude shift keying,
frequency shift keying, and phase shift keying. In RF communications
however, the two main approaches are phase shift (constant amplitude) and
amplitude shift. The number of ~ymbols per second transmitted is known as
the baud rate. The number of bits per second equals (symbols per second)
multiplied by (bits per symbol).

When it comes to modulations, the lack of standards becomes quite evident. A
hodgepodge of modulation techniques with a range of price/performance
features are in use today, although the cable modem industry seems to be
settling on a de-facto turn to a 64-QAM (N=6) or 256-0AM (N=S) delivery
model for downstream data, and QPSK for a moderate bit-rate return path.

All modulation schemes can be judged by their spectral efficiency and by their
error rates. Spectral efficiency is the input digital rate divided by the allocated
RF channel bandwidth. The unit of measure is "bits/Hz." The error rate (usually
Author: Chong Pay Peng, Clarice (

failed bits per million or bits per billion of "good" bits) is a function of several
factors, including ousceptibility to noise and interference, susceptibility to
fading, and non-linearities, which can arise due to dependencies on signal

frequency and amplitude. In general, as spectral efficiency increases, so
unfortunately does the error rate, which means a higher signal-to-noise ratio
might be needed to achieve acceptable error rates.

There are several ways to achieve more than one biUHz of throughput. Instead
of simple binary encoding, the system can define four different voltages or
phases for a single wave cycle, allowing one cycle to represent a two-bit
symbol. If both phase and amplitude can vary simultaneously over four values,
then one cycle can represent one of 16 discrete logical states. This squeezes
4 bits of data into a single wave cycle, or 4 bits/Hz. Much of the work on
modulation techniques currently benefiting the cable modem industry stems
from interest in digital video and from technology developed for telephony.
While MPEG-2 is becoming the digital video standard for the broadcast
industry, digital modulation techniques allow vendors to squeeze 6 or more
digital channels into the 6 MHz space normally used for a single analog
channel. This is one of digital video's major bene; its (and is the basis for much
of the talk about 500 cable channels in the future).

The set of available transmission symbols in a particular modulation scheme is
known as its alphabet while a graph of the alphabet on a complex plane is
known as the constellation. The constellation diagram is drawn by plotting the
real part, I, and the complex (or imaginary) part, Q, on a 2-D map after
symbols have been formed and converted to complex numbers.

Author: Chong Pay Pe.ng, C:~rice
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2.1

Orthogonal Frequency Division Multiplexing

The orthogonal frequency division multiplexing (OFDM) 1'1 is a form of
multi-carrier modulation technique that was first introduced more than
three decades ago. The advances in digital signal processing (DSP)
and very large scale integrated circuit (VLSI) technologies have paved
the way for the massive implementation of OFDM techniques in the
consumer electronics field. One successful imp:ementation of OFDM is
in digital audio broadcasting (DAB). which was developed in Europe for
terrestrial and satellite broadcasting of multiple digital audio programs to
mobile receivers. Another implementation is in asymmetric digital
subscriber line (ADSL) technology that has been selected by ANSI for
transmission of digitally compressed video signals over telephone lines.

2.2

8-VSB

8 VSB: Vestigial sideband modulation with 8 discrete amplitude levels.
8-VSB Ill is the RF modulation format utilized by the DTV (ATSC) digital
television standard to transmit digital bits over the airwaves to th<l home
consumer. Since any terrestrial TV system must overcome numerous
channel impairments such as ghosts, noise bursts, signal fades, and
interference in order to reach the home viewer, the selection of the right
RF modulation format is critical. The 8-VSB format is the cornerstone
upon which the DTV standard

is based;

developing a basic

understanding of 8-VSB is imperative for those who will be working
around DTV in the future.

Author: Chong Pay Peng, Clarice (
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i<i The ATSC 8-VSB system uses a layered digital system architeclure

consisting of:
•

picture layer that supports a number of different video formats;

•

compression layer that transforms the raw video and audio samples
into a coded bit stream;

•

transport layer that "packetizes" data; and

•

radio frequency (RF) transmission layer.

The ATSC B-VSB transmission system is a single carrier frequency
technology that employs vestigial sideband (VSB) modulation similar to
that used by conventional analog television. The transmission layer
modulates a serial bit stream into a signal that can be transmitted over a
6 MHz television channel. The ATSC 8-VSB system transmits data in a
method that uses trellis-coding with 8 discrete levels of signal
amplitude. Receivers provide a pilot tone to facilitate rapid acquisition of
the signal. Complex coding techniques and adaptive equalization are
used to make reception more robust to propagation impairments such
as multipath, noi:;e and interference. The 6 MHz ATSC 8-VSB system
transmits data at a rate of 19.4 Mbps. More detail will be discussed at
the later section of the report.

2_3

QAM

In many applications, bandwidth is an important commodity. A widely
used

bandwidth-efficient modulation technique called quadrature

amplitude modulation (QAM) allows two message signals to be
transmitted in the same frequency band without mutual interference.!'!

Author: Chong Pay Peng, Clarice (
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OAM systems [6) combine PSK and ASK to increase the number of
states per symbol. OAM is a proven technique for the transmission of
digital data over a wide range of channels from voice band modems at
9600 bps to microwave links transmitting hundreds of Mbps.

OAM is also the modulation technique used by V.34 modems. Each
symbol value represents multiple bits. 16-0AM carries 4 bits per symbol
while 256-0AM carries 8 bits per symbol. The signal-to-noise ratio at
the receiver determines the OAM level that can be used reliably on a
given transmission channel. Typical terrestrial and cable channels allow
16-0AM and 256-0AM, leading to digital data rates of approximately 20
and 40 Mbps, respectively.

In a typical cable TV application, 64-0AM can squeeze a 30 Mbps data
stream into a 6 MHz (bandwidth} TV channel. QAM is also of use for
digital video broadcast. Note that for video-on-demand or MPEG-based
broadcast video delivery, 64-0AM allows five channels of 6 Mbps video
for each analog channel allocation. For telephony, which uses 64 kbps
data streams, a single "video channel" could handle over 450
downstream phone calls, which would be time-division multiplexed
within the datastream. Hence, in 750 MHz cable systems, the upper 240
MHz can contain up to 1000 3-Mbps datastreams, each carrying a
unique digital address that directs it to a particular set-top box or cable
modem (used for video on demand, or VOD}. OAM is used in some
upstream traffic designs, but is less noise resistant, though more bitefficient, than QPSK.

It is easier to visualize QAM by looking at 16-QAM. OAM separates
points widely and is hence fairly noise immune. The system for 16-QAM
combines 4 input bits to produce 1 signal burst. Both phase and
amplitude are modulated. Odd-numbered bits in the input stream are
combined in pairs to form one of 4 levels, which modulate the sine term.

Author: Chong Pay Peng, Clarice (
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Even-numbered bits are similarly combined to modify the cosine term.
Sine and cosine terms are then combined.

V(t) = x(t) cos1/2t + y(t)sin1/2t
Q

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

Figure 2.1 1-Q diagram or constellation for 16-QAM scheme

16-QAM has better spectral efficiency than 8-PSK and is less sensitive
to noise than 16-PSK because the spacings between symbols are

larger (see diagrams below). This is true because the symbols are not
all on the same circle; the resultant signals are not all of the same
amplitude.

Author: Chong Pay Peng, Clarice (
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CHAPTER

3.

THE PRINCIPLES OF OFDM [71

3.1

The general problem: Data transmission over multi path

3

Differently from satellite communication where we have one single
direct path transmitter to receiver in the classical terrestrial broadcasting
scenario we have to deal with a multi-path - channel: The transmitted
signal arrives at the receiver in various paths (See figure 3.1) of
different length. Since multiple versions of the signal interface of the
signal interfere with each other (Inter Symbol Interference (lSI)) it
becomes very difficult to extract the original information.

"airplane-flutter''

"!ower-swayne"

buildings

Transmitter
moving scat!eres

Figure 3. 1 Multi- Transmission in a broadcasting application.

Author: Chong Pay Peng, Clarice (
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The common representation of the

multi~path

channel is the channel impulse

response (cir) of the channel, which is the signal at the receiver if a single
pulse, is transmitted (Figure3.2).

'tmax

T
Figure 3.2 Effective length of cir.

Let's assume a system transmitting discrete information in time
intervals, T. The critical measure concerning the multipath-channel is
the delay r max!T previous symbols. This influence has to be estimated
and compensated for in the receiver, a task that may become very
challenging.

3.2

Single carrier approach

In figure 3.3, the general structure of a single carrier transmission
system is depicted. The transmitted symbols are pulse formed by a
transmitter filter. After passing the multipath channel in the receiver a
filter matched to the channel is used to maximize signal to noise ratio of
the device used to extract the data.

Author: Chong Pay Peng, Clarice (
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~

f;:.'!-

&'IQ.

Figure 3.3 Basic structure of a single carrier system.

The scenario we are dealing with in DVB-T is characterized by the
following conditions:

•

Transmission Rate: R = 1/T = 7.4Msym/s

•

Maximum channel delay: -r max = 2241Js

For the single carrier system, this results in an lSI of:

-r max/T "' 1600

The complexity involved in removing this interference in the receiver is
tremendous. In the scenario under consideration here, using such an
approach will only lead to sub-optimal results. This is the main reason
why the multi carrier approach presented in the next section has
become so popular.

Author: Chong Pay Peng, Clarice (
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3.3

Multi carrier approach

Figure 3.4 shows the general structure of a multi carrier system.

•

Figure 3. 4 Basic structure of a multi-carrier system

The original data stream of rate R is multiplexed into N parallel data
streams of rate

ilme = 1/T""' = R/N
Each of the data streams is modulated with a different frequency and
the resulting signals are transmitted together in the same band.
Correspondingly the receiver consists of N parallel receiver paths. Due
to the prolonged distance in between transmitted symbols the lSI for
each sub system reduces to
T"""'

T"""'

T.,.,

N·T

In the case of DVB-Twe have N=8192 leading to an lSI of

Author: Chong Pay Peng, Clarice (
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Such little lSI can often be tolerated and no extra counter measure such
as an equalizer is needed. Alas as far as the complexity of a receiver is
concerned a system with 8192 parallel paths still isn't feasible. This
asks for a slight modification of the approach that leads us to the
concept of OFDM.

3.4

Orthogonal Frequency Division Multiplexing (OFDM)

OFDM is a multi carrier transmission technique, which divides the
available spectrum into many carriers, each one being modulated by a
low rate data stream. In OFDM the subcarrier pulse used for
transmission is chosen to be rectangular. This has the advantage that
the task of pulse forming and modulation can be performed by a simple
Inverse Discrete Fourier Transform (lOFT) which can be implemented
very efficiently as a I Fast Fourier Transform (IFFT). Accordingly in the
receiver we only need a FFT to reverse this operation. According to the
theorems of the Fourier Transform the rectangular pulse shape will lead
to a sin(x)lx type of spectrum of the subcarriers (see figure 3.5).

~

--....._~;,l ~ *

z = aH +n

i

Figure 3.5 OFOM and the orthogonal principal

Author: Chong Pay Peng, Clarice (
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Obviously the spectrums of the subcarriers are not separated but
overlap. The reason why the information transmitted over the carriers
can still be separated is the so called orthogonality relation giving the
method its name. By using an IFFT for modulation we implicitly chose
the spacing of the subcarriers in such a way that at the frequency where
we evaluate the received signal (indicated as arrows) all other signals
are zero. In order for this orthogonality to be preserved the following
must be true:
1. The receiver and the transmitter must be perfectly synchronized.
This means they both must assume exactly the same modulation
frequency and the same time-scale for transmission (which usually is
not the case).
2. The analog components, part of transmitter and receiver, must be of
very high quality.
3. There should be no multi-path channel.
In particular the last point is quite a pity, since we have chosen this
approach to combat the multipath channel. Fortunately there's an easy
solution for this problem: The OFDM symbols are artificially prolonged
by periodically repeating the 'tail' of the symbol and precede the symbol
with it (see figure 3.5). At the receiver this so called guard interval is
removed again. As long as the length of this interval t.. is longer than
the maximum channel delay r max all refiections of previous symbols
are removed and the orthogonality is preserved. Of course this is not for
free, since by preceding the useful part of length Tu by the guard
interval we lose some parts of the signal that cannot be used for
transmitting information. Taking all this into account the signal model for
the OFDM transmission over a multi-path channel becomes very simple:
The transmitted symbols at time-slot I and subcarrier k are only
disturbed by a factor Hl,k which is the channel transfer function (the
fourier transform of the cir) at the subcarrier frequency, an by additional
white Gaussian noise n

Author: Chong Pay Peng, Clarice (
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The influence of the channel can easily be removed dividing by H1,k.
As far as the analog components are concerned experience has shown
that in the broadcasting applications under consideration here, they are
not so critical. What remains is to establish 'perfect' synchronization.
This requires a very sophisticated receiver.

3.4.1 Generation of OFDM signal

In order to generate OFDM signal 1'1 successfully, the relationship
between all the carriers must be carefully controlled to maintain the
orthogonality of the carriers. First of all, we have to choose the
spectrum required which is based on the input .:!ala, and modulation
scheme used. Each carrier to be produced

1S

assigned some data to

transmit. The required amplitude and phase of the carrier is then
calculated based on the modulation scheme (differential BPSK, QPSK,
or QAM). The required spectrum is then converted back to its time
domain signal using an Inverse Fourier Transform. In most applications,
an Inverse Fast Fourier Transform (IFFT) is used. The IFFT performs
the transformation very efficiently, and provides a simple way of
ensuring the carrier signals produced are orthogonal.

The Fast Fourier Transform (FFT) transforms a cyclic time domain
signal into its equivalent frequency spectrum. This is done by finding the
equivalent waveform, generated by a sum of orthogonal sinusoidal
components. The amplitude and phase of the sinusoidal components
represent the frequency spectrum of the time domain signal. The IFFT
performs the reverse process, transforming a spectrum (amplitude and
phase of each component) into a time domain signal. An IFFT converts
a number of complex data point in frequency spectrum used for an FFT
or IFFT is called a bin. The orthogonal carriers required for the OFDM

Author: Chong Pay Peng, Clarice (
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signal can be easily generated by setting the amplitude and phase of
each bin, then performing the IFFT as shown in figure 3.6.

Transmitter
Data in

Modulation

D/A

IFFT

(OPSK,
OAM, etc.)

Baseband
OFDM signal

•

Receiver
Data out

Modulation
(OPSK,
QAM, etc.)

:
~
~

FFT

~=
~

Baseband
OFDM sig nal

AID

Figure 3. 6 Setup of a basic OFDM transmitter and receiver.

The signal generated is a base band, thus the signal is filtered, then
stepped up in frequency before transmitting the signal.

3.4.2 Adding a Guard Period to OFDM
One of the most important properties of OFDM transmissions is the
robustness against multi-path delay spread. This is achieved by having
a long symbol period, which minimizes the inter-symbol interference.
The level of robustness can in fact be increased even more by the
addition of a guand period between transmitted symbols. The guard
period allows time for multipath signals from the pervious symbol to die
away before the information from the current symbol is gathered. The
most effective guard period to use is a cyclic extension of the symbol. If
a mirror in time, of the end of the symbol waveform is put at the start of
the symbol as the guard period, this effectively extends the length of the

Author: Chong Pay Peng, Clarice (
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symbol, while maintaining the orthogonality of the waveform. Using this
cyclic extended symbol the samples required for performing the FFT (to
decode the symbol), can be taken anywhere over the length of the
symbol. Th13 provides multi-path immunity as well as symbol t1me
synchronization tolerance.

As long as the multi-path delay echoes stay within the guard period
duration, there is strictly no limitation regarding the signal level of the
echoes: they may even exceed the signallevei of the shorter path' The
signal energy from all paths just adds at the input to the receiver, and
since the FFT is energy conservative, the whole available power feeds
the decoder. If the delay spread is longer then the guard interval then
they begin to cause inter-symbol interference. However, provided the
echoes are sufficiently small they do not cause significant problems.
This is true most of the time, as multi-path echoes delayed longer than
the guard period will have been reflected of very distant objects.

Other variations of guard periods are possible. One possible variation is
to have half the guard period a cyclic extension of the symbol, as
above, and the other half a zero amplitude signal. This will result in a
signal as shown in Figure 3.7. Using this method the symbols can be
easily identified. This possibly allows for symbol timing to be recovered
from the signal, simply by applying envelop detection. The disadvantage
of using this guard period method is that the zero period does not give
any multi-path tolerance, thus the effective active guard period is halved

' period method has not
in length. It is interesting to note that this guard
been mentioned in any of the research papers read, and it is still not
clear whether symbol timing needs to be recovered using this method.

I
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OFDM signal with half zero guard period

0.06
0.04

"'

0.02

"0

:::l

~

0

Ji -0.02
-0.04
-0.06
2.4

3
Samples

3.2

3.6

3.4
X

4

10

Figure 3.7 Section of an OFDM signal showing 5 symbols, using a guard
period, which is half a cyclic extention of the symbol, and half a
zero amplitude signal (for a signal using a 2048 point FFT and 512sample total guard period.)
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3.4.3 The Advantages and Disadvantages of OFDM

The advantages 1'1 of OFDM are:

•

Spectrum efficiency. meaning more bps/Hz than conventional
transmission schemes.

•

Spectral efficiency is further enhanced as the spectrum can be
made to look like a rectangular window. meaning all frequencies
are utilized similarly.

•

OFDM is less sensitive to timing errors. A timing error is simply
translated to a phase offset in the frequency domain.

As mentioned earlier in Section 3.4, the disadvantages of OFDM are:

•

The receiver and transmitter must be perfectly synchronized.
This means that both the transmitter and receiver must assume
ex;;ctly the same modulation frequency and the same time-scale
for transmission (which usually is not the case).

•

The analog components, part of transmitter and receiver. Must
be of very high quality.

•

There should be no multi-path channel.

Author: Chong Pay Peng, Clarice (
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CHAPTER

4.

PRINCIPLES OF 8-VSB

4.1

System Overview 1"1

4

8-VSB, the terrestrial broadcast mode support a payload data rate of
19.28 ... Mbps in a 6 MHz channel. A functional block diagram of a
representative 8-VSB terrestrial broadcast transmitter is shown in Figure
4.1. The input to the transmission subsystem from the transport
subsystem is a 19.39 ... Mbps serial data stream comprised of 188-byte
MPEG-compatible data packets (including a sync byte and 187 bytes of
data that represent a payload data rate of 19.28 ... Mbps). The incoming
data is randomized and then processed for forward error correction
(FEC) in the form of Reed-Solomon (RS) coding (20 RS parity bytes are
added to each packet), 1/6 data field interleaving and 2/3 rate trellis
coding. The randomization and FEC processes are not applied to the
sync byte of the transport packet, which is represented in transmission
by a Data Segment Sync signal as described below. Following
randomization and forward error correction processing, the data packets
are formatted into Data Frames for transmission and Data Segment
Sync and Data Field Sync are added.

Author: Chong Pay Peng, Clarice (
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\II

\

Figure 4.1 VSB transmitter

Figure 4.2 shows how the data are organized for transmission. Each
Data Frame consists of two Data Fields, each containing 313 Data
Segments. The first Data Segment of each Data Field is a unique
synchronizing signal (Data Field Sync) and includes the training
sequence used by the equalizer in the receiver. The remaining 312
Data Segments each carry the equivalent of the data from one 188-byte
transport packet plus its associated FEC overhead. The actual data in
each Data Segment comes from several transport packets because of
data interleaving. Each Data Segment consists of 832 symbols. The first
4 symbols are transmitted in binary fomn and provide segment
synchronization. This Data Segment Sync signal also represents the
sync byte of the 188-byte MPEG-compatible transport packet. The
remaining 828 symbols of each Data Segment carry data equivalent to
the remaining 187 bytes of a transport packet and its associated FEC
overhead. These 828 symbols are transmitted as 8-level signals and
therefore carry three bits per symbol. Thus, 828 x 3 = 2484 bits of data
are carried in each Data Segment, which exactly matches the
requirement to send a protected transport packet:

Au:hor: Chong Pay Peng, Clarice (
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Figure 4.2 VSB data frame

87 data bytes + 20 RS parity bytes = 207 bytes
207 bytes x 8 bits/byte= 1656 bits
2/3 rate trellis coding requires 3/2 x 1656 bits = 2484 bits.

The exact symbol rate is given by equation 1 below:
(1) Sr (MHZ)= 4.5/286 x 684 = 10.76 ... MHz
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The frequency of a Data Segment is given in equation 2 below:
(2) fseg= Sr /832 = 12.94 ... X 103 Data Segments/s.

The Data Frame rate is given by equation (3) below:

(3) fframe = fseg/626 = 20.66 ... frames/s.

The symbol rate Sr and the transport rate Tr shall be locked to each
other in frequency.

The 8-level symbols combined with the binary Data Segment Sync and
Data Field Sync signals shall be used to suppress-carrier modulate a
single carrier. Before transmission, however, most of the lower
sideband shall

b~

removed. The resulting spectrum is fiat, except for the

band edges where a nominal square root raised cosine response
results in 620 kHz transition regions. The nominal VS8 transmission
spectrum is shown in Figure 4.3.

At the suppressed-carrier frequency, 310 kHz from the lower band
edge, a small pilot shall be added to the signal.

it

;i{;iot
Suppressed
Carrier

.31~

I

5.38 MHz-------+1
6.0 MHz

1-.31

-------->1

Figure 4.3 VSB channel occupancy (nominal).
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4.2

Nyquist Filter

11
[ 1

Like the traditional NTSC, the 8-VSB format utilizes a vestigial

sideband approach in the interest of conserving spectrum space. The
resulting frequency response after the Nyquist VSB filter is shown in
figure 4.4

'

~Prr~
I'
I

SPAN: 20 MHZ

i.L

.L

·r·~m~m
I

'

VERT SCALE 10 dB I div

Figure 4.4 8-VSB RF Frequency Spectrum

Note: the presence of ATSC pilot at lower edge of channel. The lower
sideband (below pilot frequency) is almost completely removed.

This virtual elimination of the lower sideband, along with the
narrowband filtering of the upper sideband, creates very significant
changes in the RF waveform that is ultimately transmitted. For the
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NTSC-hardened veteran, there is a great temptation to imagine the 8VSB RF waveform as being a sort of "8-step luminance stair step"
signal transmitting the eight levels of 8-VSB. Unfortunately, there is a
fundamental flaw with this notion. As figure 4.5 illustrates, such a crisp
stair step signal with "squared off' abrupt transitions would generate a
frequency spectrum that is far too wide for the single 6 MHz channel. A
"square symbol pulse" -type signal generates a rich spectrum of
frequency side lobes that would interfere with adjacent channels.

1

Vrf

f \

, 011 time

···~6~

... 000

I \

rr{\r·,~ r·~

....<if---L_ _::;__L__L__l__--,-L-__[___l_-='----•1!0
freq

Figure 4.5/mpossib/e 8-VSB RF Envelope

However, the 8-level information is only recognized during the precise
instant of sampling in the receiver. At all other times, the symbol pulse
amplitude is unimportant and can be modified in any way we please - so
long as the amplitude at the precise instant of sampling still assumes
one of the required eight amplitude levels.

If the narrowband frequency filtering is done correctly according to the
Nyquist Theorem, the resulting train of symbol pulses will be orthogonal.
This means that at each precise instant of sampling, only one symbol
pulse will contribute to the final RF envelope waveform; all preceding
and following symbol pulses will be experiencing a zero crossing in their
amplitude. In this way, when the RF waveform is sampled by the
receiver clock, the recovered voltage will represent only the current
symbol's amplitude (one of the eight possible levels).
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At any given sampling time (vertical line), only one symbol pulse
contributes to total signal amplitude, all other pulses experience a zero
crossing. The resulting RF envelope corresponds to the eight digital
levels only during the precise instant of sampling.

4.3

8-VSB Eye Diagram

One popular representation of the 8-VSB signal that emphasizes the
principals just discussed is the 8-VSB eye diagram. This diagram turns
up in the pages of many articles on 8-VSB and on the screens of many
pieces of 8-VSB test equipment. The eye diagram is the overlay of
many traces of the received RF signal amplitude at the instant of
sampling. Since the RF signal must attain one of eight possible levels
whenever a sampling time occurs (somewhat like when the music stops
in the game of musical chairs), the convergence of the many signal
traces forms seven "eyes" that coincide with the occurrence of clock
pulses in the receiver. This is shown in Figure 4.6.

lL____~

~

~L___-~

SAMPLING PULSES IN RECEIVER
Figure 4.6 The 8-VSB Eye Diagram
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At each sampling time, the demodulated RF amplitude assumes one of
eight possible levels. The resulting display creates eight vertical "8yes."
If the 8-VSB signal is corrupted during transmission, these "eyes" will
close up and disappear as the RF signal will no longer posses the
correct amplitude at the right instant.

4.4

8-VSB Signal Constellation

In 8-VSB, the digital information is transmitted exclusively in the
amplitude of the RF envelope and not in the phase. This is unlike other
digital modulation format such as QAM, where each point in the signal
constellation is a certain vector combination of carrier amplitude and
phase. This is not possible in 8-VSB since the carrier phase is no longer
an independent variable under our control, but is rather "consumed" in
s~ppressing

the vestigial lower sideband.

The resulting 8-VSB signal constellation, as compared to 64-QAM, is
shown in figure 4.7. The 8 levels are recovered by sampling an in-phase
(I channel) synchronous detector. Nothing would be gained by sampling
a quadrature channel detector since no useful information is contained
in this channel. Our signal constellation diagram is therefore a series
eight vertical lines that correspond to the eight transmitted amplitude
levels. By eliminating any dependence on the Q-channel, the 8-VSB
receiver need only process the I channel, thereby cutting in half the
number of DSP circuits required in certain stages. The result is greater
simplicity, and uttimately cost savings, in the receiver design.

Author: Chong Pay Peng, Clarice (
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Q

I

8- VSB

64- OAM

Figure 4. 7 8-VSB signal constellation vs QAM

8-VSB signal constellation is a series of eight vertical lines on the I (inphase) axis. The Q (quadrature) axis is not used to convey information.
When the 8-VSB RF signal is corrupted, the eight vertical lines become
blurred and errors are received.

4.5

-

Advantages of 8-VSB 1121

The 8-VSB system, in general, has better threshold or carrier-to-noise
(C/N) performance, has a higher data rate capability, requires less
transmitter power for equivalent coverage, and is more robust to
impulse and phase noise.
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5.

5

The PRINCIPLES OF QAM

QAM i''i utilizes one communication channel to contain two mutually
independent orthogonal signals, namely 1-channel modulated with a cosine
wave and Q-channel modulated with a sine wave. This pair of 1- and Qchannel can be thought as a complex signal. In QAM, two components (real
and imaginary) of the complex signal is merged into one real signal at the
modulator and then transmitted. At the receiver, the demodulator separates
the merged two channels back to 1- and Q-channel by using the orthogonal
properties of sinusoidal waves:

fsmliJclc cosmcfc dtc

=

0

T,

The mathematical description of a QAM signal is given by
[(r) = 11 cosw,t + Qj sin w,t
Where, roc is a carrier frequency. The QAM signal f(t) is defined for every
symbol period 0,; t,; T,. The period of the carrier signal, i.e. Tc = 2nlroc, and
the symbol period T, may have a relationship T, = kTc. The integer k tells how
many carrier cycles occupy one symbol period. 11 and 0 1are the magnitude of
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cosine and sine wave, respectively. If we define a number of OAM levels
being, M = 2N,
I =Q =,·_M+I
'
I
2
11 and

r
.
•Or!

= I, ....... ,"'1

0; are independent of each other.

I cbannel

r----<Xf----.

QAM 'lgnal
---+1 Pormaller

+f-----i~

Figure 5. 1 QAM modulator

The QAM is standardized in terms of the number of the states determinable by
both 1- and 0-channel, which is M2 if both channels use the same number of
amplitude levels. If the power N of 2N is 1, the QAM is QAM-4. For N = 2, 3
and 4, the corresponding QAM's are QAM-16, QAM-64 and OAM-256,
respectively. Fig. 1 shows the block diagram of a QAM modulator. The

Fonnatter in Fig. 5.1 takes a bit stream of digital data as input, and then
segments the bit stream into blocks of N bits. Those segmented blocks are
alternately given to l-and a-channel to determine their amplitudes
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Figure 5.2 QAM Demodulators, Correlator Type (top), Low-pass Filter Type
·
(bottom).

Two types of QAM demodulators are shown in Fig.5.2. The modulated 1- and

Q-channel cannot be individually separated once the QAM modulator merges
those. However, the amplitudes of 1- and Q-channel can be obtained by taking
the correlation between the received QAM signal and the carrier sine or cosine
signal. The multiplications of a QAM signal and the carrier signals sinm,lc and
cosm,t, and the integrators in Fig.5.2 are for the correlation calculations. As a
result of the demodulation, the amplitudes of 1- and Q-channel are obtained. A
pair of the two amplitudes is usually mapped into a constellation map, which
shows how the points taking the same state stay closely, allowing correct bit
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strE!am reconstruction. The Reformatter performs logical operations in order to
determine which bit pattern has arrived for 1- and a-channel from the state in
the constellation map.

The demodulation scheme described above uses aAM signal's correlations to
cosw,tc and sino>,!, measured for a symbol time. Another method to
demodulate aAM signals uses a low-pass filter for each of 1- and a-channel.
Assuming a single frequency component of cos (w,t, + 01) in 1-channel and cos
(wale + 00 ) in a-channel, the aAM signal after merging 1- and a-channel is
given by

The received aAM signal f(t) is multiplied by the carrier signals casw,tc and
sinw,tc similarly as the previous scheme. This operation produces,

f(t) =cos"'"' = .!_ {2cos(mQI, + BQ}
4
+cos((2m, +mQ)t, +BQ)

+cos((2m, -mQ)t, -BQ)
-sin((2m, + m1 )t, + B1 )
-sin((2m,- m1 )t, - B1 )

f(t) = sinm,t, = .!_{2cos(m11, +B1 }
4
+sin((2m, +mQ)t, +BQ)

+sin((2m, -mQ)t, --BQ)
-cos((2m, + m1 )t, + B1 )
-cos((2m, -m1 )t, -B1 )
Since the frequencies, cu 1 and wa are much less than the carrier frequency cu,, it
is possible to recover the frequency components cosw,tc and sinw,tc by
elimina!i.ng the frequenJy components at 2cu,

± w1 and

2w,

± w0 • A

low-pass

filter having a cut-off frequency of can extract the original 1- and a-channel
signal. This method, however, does not segment those 1- and a-channel
signals into individual symbol intervals. Depending on the binary bit stream
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representation, such as RZ, NRZ or biphasic, suitable edge detection may be
used to find the symbol-to-symbol boundaries.

5.1

QAM Generation and Dectection l"l

The simplest form of QAM is in fact the QPSK symbol set, which can be
viewed as two quadrature amplitude modulated carriers, with amplitude
levels of and -A. Increasing the number of amplitude levels on each
'

carrier to 4, for example, A, 3A, gives 16 possible combinations of
symbols at the transmitter output, each equally spaced on the
constellation diagram, and each represented by a unique amplitude and
phase.

Pulse shaping is performed by filtering the multi-level base band input
symbol streams in exactly the same manner as would be used for a
binary ASK waveform.

The modulator is again making use of orthogonality of the sine and
cosine carriers to allow independent detection oi the two M-ary ASK
data streams at the receiver. The two figures below showing a 16-QAM
generation and detection block.
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16-QAM generation

16-QAM detection
Figure 5.3 16-QAM generation and detection

A simulation of a typical 16-QAM using Matlab is carried out.

The

results are discussed and details are attached in the appendices.
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EYE DIAGRAMS

In order to characterize 1" 1 communication system performance in cases
where the channel is not infinite in bandwidth or may be nonlinear. it is
convenient to utilize an eye diagram or eye pattern. Figure 6.1 (a) illustrates an
experimental setup for measuring an eye pattern, with a typical eye pattern
shown in figures 6.1 b & c for the ideal infinite-bandwidth and the non-ideal,
finite-bandwidth cases, respectively. For the non-ideal case, the eye is open
only three-fourths of what it is for the ideal case, which implies a maximurr
signal-to noise ratio degradation of -201og 10 'X = 2.5dB (the samples at the
detector output are smaller for the non-ideal case and will therefore impose a
higher error probability). That is, for the bits giving the minimum eye opening 'X
of the ideal, a signal power of 2.5dB greater than that used in the ideal case is
required to achieve a given error probability on these bits. As in figure c
suggests, not all bits suffer this minimum eye opening; this some bits give a
lower error probability per bit over a long string of bits to get an average error
probability.

This discussion shows that an eye diagram is a convenient tool for
characterizing the performance of a system experimentally. It is also a
convenient tool for a system through computer simulation.
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Figure 6. 1 Use of Eye Diagrams for System Characterization

6.1

Diagnosis- using the Eye Diagrams

From the eye diagram [141 it is possible to make an engineering
judgment on the likely performance and sources of degradation in a
data communications link. Shown here are examples of eye diagrams
for various types of distortion - each having a unique identifiable effect
on the appearance of the 'eye opening'.
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Figure 6.2 Diagnosis using the eye diagram

The effect of timing error is seen as a skewing of the eye diagram and a
closing of the eye due to the received symbol stream no longer being
sampled at the point of zero lSI. The addition of noise affects the timing
recovery circuitry and also causes a general closing of the eye until
eventually the noise occasionally causes full 'eye-closure' and errors
occur.

6.2

Example of a Complex Eye Diagram

Shown

her~

are the eye diagrams for a modulation scheme with four

states and 16 states in the demodulated signal. This would be typical for
one branch of a 16-QAM and 256-QAM modem. The eye diagram as a
diagnosis tool comes into its own here, showing clearly the individual
'eyes' between the discrete states, and also illustrating how critical the
sample timing must be to detect the symbol at the maximum eye
opening.
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4·1ave1 ASK et"'0.5

Figure 6.3 Example of Complex Eye Diagram

It also serves to show how much more susceptible higher-order
modulation formats are to noise and distortion when compared with a
binary system of equivalent energy per bit The eye opening for the
four-level system is so much narrower and the spacing between
decision boundaries so much smaller than those in the previous twostate examples and this gets progressively worse as the number of
symbol sta.tes rises. Great care should be exercised when using the eye
diagram for diagnosis to ensure that the observation is made after all
the filtering within the system.

6.3

QAM Constellation Analysis 1161

QAM constellation analysis represents the next generation of digital
testing equipment It is a method by which the installation engineer may
visually foresee potentially serious problems in the cable network. By
measuring the QAM signal and displaying it diagrammatically and
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numerically, the MER (modulation error ratio) can be given a new,
visual form capable of displaying a large amount of information. The
following demonstration gives an accurate picture (no pun intended) of
how QAM appears

Figure 6.4 Constellation analysis for a good signal

Figure 6.4 shows a good signal with an MER of 30 dB. The smaller the
constellation points the better the signal

Figure 6. 5 Constellation analysis for a poor signal

With reference to figure 6.5, this signal has a very poor signal to noise
ratio, the picture from the set top box would be perfect, however another
2dB of degradation and the signal would fail.
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Figure 6.6 Constellation analysis for a lost Jock signal

In figure 6.6 shows the signal has lost lock, hence will not be expecting
to see any pictures on the TV.

Author: Chong Pay Peng, Clarice (
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FUTURE DEVELOPMENT WORK

With the theory research work attained so far during these few weeks, part 2
for this project will be preceded as follows:
•

Target application description and requirements

•

Feasibility on implementation, choice of modulation scheme

•

Identify platform for implementation

•

Select implementation of parts/concept to be verified

•

Implementation with hardware, software, integration

•

Evaluation and performance verification

•

Final project report
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RECOMMENDATION

Modulation scheme such as OFDM, 8-VSB and QAM increases the number of
biUHz or bits per symbol of a data communication link when compared to
conventional schemes. In an AWGN channel of 6 to 8 MHz bandwidth, these
modulation schemes can offer similar bil rates, and spectral efficiency.

However, differences lie in their respective ability to handle performance
impairments due to multi-path interference, fading, timing delays, noise etc ..
OFDM is less prone to timing errors, while 8-VSB offers better threshold or
carrier-to-noise C/N performance. Quadrature Amplitude Modulation, QAM, is
susceptible to noise and more suitable for cable than for wireless. Despite the
susceptibility to noise, Rayleigh fading and multipath interference, QAM has
evolved from its original implementation to digital QAM with added defence
such as carrier recovery, AGC and channel equalization to overcome such
weakness.

The modulation scheme will determine the complexity of hardware platform
suitable for implementation in the target application. The choice of a suitable
modulation scheme will require understanding of the target application and its
requirements. This next phase of this project will commence with a description
and requirements of the target application, and choice of a suitable modulation
scheme. This is followed by feasibility study on implementation; identification
of a suitable platform; implementation; and evaluation and performance
verification.
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CHAPTER

9.

INTRODUCTION

This chapter presents a brief introduction on the Final Year Project titled -A
cable/Wireless

Modulation/Demodulation

Frontend

Module

For

High

Speed/Broadband Data Link. The objectives of this project are first introduced,
then followed by the report organization.

9.1

Motivation

Today's network devices, computing peripherals, internet appliance,
home entertainment electronics comes with a varied form of physical
interface (USB, Firewire, 10Base-T, 10Base-2, etc ... ) and supported
media (UTPs, coaxial, wireless, etc). It will be interesting to explore the
concept of allowing a number of network appliances with different
network interface to be hooked on to a single shared cable/wireless
medium through a class of 'Medium-Transceiver-Interface (MTI)'. This
would offer the user, say in a home environment, easy access to the
resultant networked resources and make inter-operation between
various

devices/appliance/appliance

possible

(via

a

protocol

translator/server).
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The heart of such a ciHss of MTI (olher lhan data control and
medium/channel arbitration unit) is the modulation/demodulator module,
which has to provide a reliable, bandwidth efficient, digital/data
modulation and demodulation for transmission and reception of data.
The objective of this project is firstly, a detail study of the digital/data
modulation/demodulation suitable for such a class of MTI, evaluating its
technical feasibility and constraints. Modulation/demodulation schemes
in

consideration

include

OFDM,

8-VSB

and

QAM.

Secondly,

implementation of a suitable modulation and demodulation scheme for
the MTI. The former is treated in the theory research attained in the part
1 for this project as presented I' I·

9.2

Project Objectives

With the theory research attained in the part 1 for this project, (that is in
the course of Engineering Project 1), the objectives that carried forward
to this implementation phase me :
•

Target application description and requirements

•

Feasibility on implementation, choice of modulation scheme

•

Identify platform for implementation

•

Select implementation of parts/concepts to be verified

•

Implementation with hardware, firmware, integration

•

Evaluation and performance verification
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9.3

Project Report Overview

Chapter 10 presents the description of the target application and
requirements; it's feasibility and choice of modulation scheme. It also
identifies the platform for implementation. It also specifies what is not
expected in the project.

Chapter 11 discusses the implementation of the various project
modules. It provides the design, approaches to show the problems
encountered and schematic of the hardware.

Chapter 12 provides the verification of hardware and firmware.

Chapter

13

list

the problems

encountered

and

the

possible

improvement to the design.

Chapter 14 concludes the report.
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CHAPTER

10

10. TARGET APPLICATION

10.1

Modulation Schemes

Modulations are the techniques to carry digital data over analog
waveforms. This rather arcane subject has been brought to the forefront
of the DSP, EE, and telecommunications worlds by the ongoing interest
in broadband communications,

specifically, the great opportunity

represented by bringing low cost broadband communications to the
home·1'1

The modulation process places (analog or digital) signal infomnation
onto sine wave carriers while demodulation reverses the process at the
receiving end. Modulation schemes are very much in the news today
because newer algorithms that take advantage of newer and more
powerful DSP architectures make possible faster and more reliable
communications than was possible before.

There are many types of modulation schemes available today.
However, in this project QAM has been adopted as the modulation
scheme out of the many.

QAM systems combine PSK and ASK to increase the number of states
per symbol. QAM is a proven technique for the transmission of digital
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data over a wide range of channels from voice band modems at 9600
bps to microwave links transmitting hundreds of Mbps. Each symbol
value in QAM modulation technique represents multiple bits. 16-QAM
carries 4 bits per symbol while 256-QAM carries 8 bits per symbol. The
signal-to-noise ratio at the receiver determines the QAM level that can
be used reliably on a given transmission channel.

10.2 WhyQAM

Quadrature amplitude modulation is a widely used form of digital
modulation in systems where a high data rate is required and where the
bandwidth is limited. Th6 channel must have good short term amplitude
characteristics along with reasonably linear delay characteristics and a
good signal-to-noise ratio.i'i

QAM separates points widely and is hence fairly noise immune. The
system for 16-QAM combines 4 inputs bits to produce 1 signal burst.
Both phase and amplitude are modulated. Odd-numbered bits in the
input stream are combined in pairs to form one of 4 levels, which
modulate the sine term. Even-numbered bits are similarly combined to
modify the cosine term. Sine and cosine terms are then combined.
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Figure 10. 1 1-Q diagram or constellation for 16-QAM scheme

16-QAM has better spectral efficiency than 8-PSK and is less sensitive
to noise than 16-PSK because the spacing between symbols are larger.
This is true because the symbols are not all on the same circle; the
resultant signals are not all of the same amplitude. QAM is also used in
some upstream traffic designs, but is less noise resistant, though more
bit-efficient, than QPSK, for example in today's common network such
as cable modem. Typical terrestrial and cable channels allow 16-QAM
and 256-QAM, leading data rates of approximately 20 and 40 Mbps,
respectively. With this scheme in this project, it could be used to verify
whether this can be used over the power-line at home over short
distance.
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10.3

System Description

Fig 10.2 illustrating the block diagram of a typical target application. As
mentioned in chapter 9, the heart of the MTI is the modulation I
demodulation for transmission and reception of data. The medium will
be a shared cable or wireless medium.
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This project implements a 10Base-T MTI for such a target application.

(4)

(3)

(2)

(1)

Media

QAM

Symbol

10Base-T

transceiver

Modulator/

Mapper/

interface

Demodulator

decoder

This project covers modules (1)-(3) in order to have a meaningful
coverage and the means to test and verify the implementation making
use of a 1OBase-T test data frame bitstream.

The project does not implement the media transceiver.
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10.4

Hardware Architecture/Platform Selection

The hardware platform chosen for this project depends on the following:
•

Availability

•

Delivery

•

Cost

For 10Base-T interface module, it was determined that a design based
on a 1OBase-T transceiver IC with digital output will suit well.

The

choice

to

implement

an

analog

or

digital

QAM

modulator/demodulation becomes dependent on the availability of
platform off-the-shelf and time constraints. It was decided that the
prudent

first

approach

is

to

implement

an

analog

QAM

modulation/modulation.

This could follow by implementation of digital QAM, depending on
availability of time and hardware.

As for the symbol mapper/decoder, the debate is whether to implement
using discrete ICs or using PCA, PLD. CPLD or FPGA. To provide the
possibility to implement digital QAM, and take advantage of the
flexibility and success rate in design, it was determined to adopt the use
of a FPGA in the symbol mapper/decoder.
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Advantages of using FPGA:

Digital Design can be implemented easily in FPGAs. The advantages of
using FPGA for digital system prototyping are summarized as below.

•

High success rate -

FPGAs are arrays of digital gates

fabricated on a single substrate that can be configured to perform
specific functions. Hence, a design which has its functionality
verified on the FPGAs has a very high chance of functioning on
the actual Integrated Circuits (IC).

•

Low cost - Since a FPGA can be reconfigured an unlimited
number of times, the same FPGA can be reused and hence this
can reduce the prototyping cost.

•

Easy design exploration - FPGA provides the designer the
ability to explore different design architectures and to choose the
best implementation for fabrication.

The use of FPGA warrants the use of VHDL in the development of the
symbol mapper/decoder and any future improvement.
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CHAPTER

11

11. IMPLEMENTATION

11.1

10BASE-T Interface Module

This module is designed around Motorola's MC34055 10 Base-T
transceiver. This 10 Base-T transceiver is designed to comply with IEEE
802.3 specification. It was primarily designed for use in repeater or hub
applications, and thus a digital interface is provided, which suits this
project well. This IC has an on chip oscillator, capable of receiving a
cock input or operation under crystal control, is provided for internal
timing and driving a buffered clock out for external use. For a detail
functional description, please refer to MC34055's datasheets in
Appendix F. The completed design is as shown in Figure 11.1. The
circuit is layout on a 65x80mm printed circuit board.
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Key signals that are provided to the symbol-mapper are digital out
10Base-T received signal (RxdataA), recovered clock (rxc/k)- recovered
from the Manchester coded 1OM bps data, and received data enable.
For symbol decoder, 10MHz, 20MHz (derived from 10MHz) is provided
for its timing generation. TxDataA (Manchester coded 1OM bps data)
and Tx enable from the symbol decode is required for data transmission
to the twisted-pair.
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Figure 11. 1 Schematic for 1DBase- T Interface Module
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11.2

QAM Symbol Mapper

The block diagram of the QAM symbol mapper for implementation is as
shown in Figure 11.2. The complete block is implemented in a Atmel
AT4K20 FPGA. The block is developed using VHDL, synthesized,
compiled, its bit-stream download to the FPGA, and then tested,
function by function, starting from the simple flip-flops in a layered
manner as reflected in the complete VHDL listing for the symbol
mapper. Complete VHDL listing, block diagram, data flow, and flow
charts for the symbol decoder are given in Appendix D.

Symbol Mapper Block Diagram

From
10Base-T

ToOA M
Modula toe

Module

dacSelect

rxclk1

~

dacWrite

timing
generator

rxclk
re-time
poswidth
25ns

dacCiock

-I

SymData Latch

1
r~Gik2

Serial

txdacData 0- g
10

Symbol
Mapper

Symbol

'

Symbol
Capture

'
Sym_b

1

rxclk

[_

pulse+
delay

I

Rxdata

to
Parallel
Shift
Register

rxd~t~A...d

1

j

-< rxCik

buffer

~-< IX dataA

!

.;
1x_e11or_fiag/symbol_enor_flag

Figure 11.2 Block diagram ofQAM Symbol Mapper
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To provide timing for a 4 bit data for both I and Q Sl mbols, the timing
generator consist of two parts, a 4 bit positive-edge-triggered counter,
which is resets on every 41" falling-edge clock, and the reset pulse
generator which is a negative-edged-triggered 4 bit counter that resets
itself and the 4 bit positive-edge-triggered counter. While the reset pulse
generator resets itself on the 4'" falling-edge clock, it is also resets itself
and the 4 bit positive-edge-triggered counter at the beginning of every
data frame (provided by rxen, the received data enable from the
10Base-T transceiver and the first clock cycle of the data frame). On
detecting the rising-edge of rxen, flip-flop 1 setup the negative-edgedtriggered 4-bit counter to reset (synchronous) on the first clock. Flip-fiop
resets itself on the rising-edge of second clock.

The main clock used is rxclk, which is the 20MHz clock recovered from
the 10Mbps Manchester-coded data (rxOalaA) in the 10Base-T
interface module. Since this clock is derived from rxDataA, it is
synchronized

with

rxDataA

to

ensure

correct symbol

capture.

Preliminary investigations shows that rxc/k's positive width varies
considerably, so it is re-timed by detecting it rising edge and the fiip-fiop
chain resets when positive width reaches 25 ns (rxclk1). This will
provide improved accuracy for the timing generator. The output of this
timing generator are dacSelect, dacWrite, dacC/k for the transmit QAM
dac. It also generales the symbol data laich (symdatalatch) pulse to
clock in the symbols from the serial-to-parallel data converter.
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The serial to parallel data converter is constructed from 4 cascade'; D
flip-flop, resets by rxen at the end of every data frame. Data RxdalaA_d
is buffered rxdalaA, where it's rising and falling times are reduced. Also,
the clock used is a delayed clock pulses (rxc!k2) derived from the
positive edge of rxclk. The outputs are clocked into 4 D-flip-flop at each
rising-edge pulse of symdatalalch to provide the 4-bit symbol in the
symbol capture block. Output from the symbol capture block is fed to a
encoding block.

It should be noted, that, though the data is Manchester coded, for
symbol capture, it is treated as a 20Mbps NRZ data. The useful
bandwidth of a random Manchester signal is double that of the data rate
of the signal, as a Manchester signal contains no DC component, and is
a passband signal. However, for this project, it is decided not to decode
the Manchester data stream, firstly, to avoid the complexity in
implementing a good Manchester data decoder, which is not the
primary objective of this project. Secondly, the use of Manchester coded
data is not necessary a disadvantage since encoding multiple bits into
several voltage levels on the transmit signal or using orthogonal
modulation techniques, pulse shaping will improve the bandwidth
efficiency.

The encoding scheme takes advantage of the fact a 1OM bps 4bit
Manchester coded data will only result in 16 unique states when treated
as a 20Mbps NRZ for every 8 bits (4 for I channel, 4 for Q channel).
This is illustrated in the Table 1.
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The reduced number of states instead of 256 provides better margins
against signal impairment due to noise in the medium and receiver LNA,
gain control in variable gain amplifier (VGA) in preceding RF stages
receiver ADC inaccuracy etc ..

Table 1 :Manchester Coded Data

Actual Data

Manchester
Coded Data
LSB

0
1
2

3
4
5
6

7
8
9
A
B

c

D

E
F

0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111

I
0101
0101
0101
0101
0110
0110
0110
0110
1001
1001
1001
1001
1010
1010
1010
1010

Q LSB
0101
0110
1001
1010
0101
0110
1001
1010
0101
0110
1001
1010
0101
0110
1001
1010

HEX
55
56
59
5A
65
66
69
6A
95
96
99
9A
A5
A6
A9

AA

The symbol mapper implements the encoding function using the four
unique 4-bit symbol, that is 5, 6, 9 and A, resulting in 16 possible state,
meaning QAM16. The resultant bandwidth of QAM16 for this project on
a 1OM bps Manchester coding is 10/4 = 2.5 MHz, which falls well within
bandwidth restriction on broadband data link applications.

To make use of the full 1O-bit dynamic range of the transmitting DAC,
the mapping scheme uses a111 0 bits, each inter-symbol distance of 256
steps.
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The mapping scheme for txOac data input is as follows:
When symbol is "0101" => "0010000000" (dec 128)
When symbol is "0110" => "0110000000" (dec 384)
When symbol is "1 001" => "1 01 0000000" (dec 640)
When symbol is "101 0" => "111 0000000" (dec 896)
When symbol is others => "0000000000" and tx_err_flag is raised.

The symbol mapper in fact, groups the symbols into Mbits before being
split into two separate parallel I and Q data paths, consisting of M/2 bits.
In essence, the symbol mapper is simply a serial-to-parallel shift
register. The I and Q data from the symbol mapper are fed into their
respective transmit DACs. The inputs constructed into their respective
analog signal having discrete levels.
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11.3

QAM Transmit DAC and IQ Modulator

Nyquist Filter

To
Shamd
Medium

Figure 11.3 Block diagram for QAM modulator/demodulator Module

An Analog Device's, AD9761, is adopted for implementation in this
project mainly because it is complete dual channel, high speed, 10bit
CMOS DAC. It was developed specifically for use in wide bandwidth
communication applications where I and Q information is being
processed during its transmit operations. It integrates two 1Obit, 40
MSPS DACs, dual 2x interpolation filters, a voltage reference and digital
input circuitry. A complete functional description of this IC can be found
in Appendix F.
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Output data from the symbol mapper is interleaved as I and Q signal by
dacSelect signal, and is presented to the digital interface circuitry, which

consists of I and Q latches. The data is de-interleaved back into its
original I and Q data paring. The data output from each latch is then
processed by a 2x interpolation filter. The use of an interpolating filter
typically eases the implementation and complexity of the analog filter
which can be significant contributor to mismatches in gain and phase
between the two baseband channels. The interpolated output of each
filter serves as the input to their respective 1O-bit DACs.

The DAC input registers are latched on the rising-edge of dacWrite
signal. The I and Q DACs are simultaneously updated on the risingedge of dacC/ock with digital data from their respective 2x digital
interpolation filters.

The DACs' outputs are applied to symmetrical nyquist low-pass filters,
used to spectrally band-limit the DACs' output by suppressing inherent
images. The

matching Nyquist filters shapes and

limits

component's

spectral

intersymbol

envelope

while

minimizing

each

interference and the output from each filters serves as input to the 10
modulator.

~A~u~th~o~r:~C~ho~n~g~P~a~y~P~en-g-

_(~3~99~3~0~51~)--------------------------~6'5"

Since QAM scheme is adopted for this project, IQ modulator is
employed in the implementation. The IQ modulator use for this project is
Maxim's

MAX2450,

a

ultra-low-power

Quadrature

modulator/demodulator. The output of each Nyquist filters of the
preceding transmit DAC stage amplitude-modulates (via the two mixers)
two different RF carriers having the same frequency but are in phase
quadrature (i.e., sine and cosine waves having a fixed 90 degree phase
offset). The two resulting amplitude-modulated carriers are summed
together to produce a final QAM signal, essentially a carrier that is
modulated in both amplitude and phase.

In this project, the QAM

modulation is performed in the analog domain. The MAX2450 combines
a quadrature modulator and demodulator with a supporting oscillator.
The modulator accepts differential I an~ Q signals with amplitudes up to
1.35Vp-p and bandwidth of 15M Hz.

11.4

QAM Receiveing Demodulator and IQ Demodulator

IQ demodulation is performed in the same IC as for modulation, that is,
using Maxim's MAX2450. Functional details are as described in it's
datasheets in Appendix F. The modulator contains a single-ended-todifferential converter, two Gilbert-cell multipliers and two fixed gain
stages with gain of 14 dB. The amplified IF signal is fed into the I and Q
mixers for demodulation by mixing with the quadrature LO signals,
resulting in baseband I and Q signals.
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Demodulation

is

the inverse process of modulation,

however,

demodulation is not so simple in reality. The major difference between
the modulation and demodulation diagrams lies in the data recovery
and timing recovery circuits. Noise, multipath, fading impairments added
to the signal as it transverse the medium, noise introduced receiver RF
chain, critical gain control in variable gain amplifier 0/GA) in RF stages
ADC inaccuracy etc. work against data and timing recovery. However,
this subject is beyond the scope of this project.

QAM demodulation is implement using Analog Device's AD9201. The
AD9201 is a complete dual channel 20MSPS, 1O-bit CMOS ADC. It is
optimized specifically for applications where close matching between
two ADCs is required. Each ADC incorporates a simultaneous
sampling.

Output bits (DO - D9)

are de-interleaved by adcSe/ect

channel, and could be latched into the symbol decoder.

Details

specification can be found in Appendix F.

The complete QAM transmitting DAC, modulator, demodulator and
receiving ADC are layout on one 65x88mm printed circuit board. The
schematic for this module is as shown in Figure 11.4.
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11.5

QAM- Symbol Decoder

The block diagram of the QAM symbol decoder for implementation is as
show in Figure 11.5 Just like the symbol mapper, the complete block is
implemented in a Atmel AT4K20 FPGA, and is developed in the similar
approach. Complete VHDL listing, block diagram, data flow, and flow
charts for the symbol decoder are in Appendix C.

Symbol Decoder Block Diagram
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Figure 11.5 Block diagram of QAM Symbol Decoder
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The receiver timing generator consists of two 4bit counter, reset on the
41h rising-edge clock, one driven by a 10MHz clock, the other 20 MHz.
The clock signals are clock pulse (clk10_1 and c/k20_1 respectively)
derived from 10MHz and 20 MHz clock signal from the 10Base-T
interface module. The timing generator provides the necessary clocking
signals for the ADC (adcC/k and adcSe/ect) and adcO/atch signal for
clocking in the interleaved data from the ADC.

Output data bits rxadcOata (0 - 9) are latch into the symbol decoder on
the rising edge of adcD/atch signal, and stored as rx_bits (0- 9). The
decoding circuitry takes the 4 most significant bits to decode as follows:

when "1110 11 => "0101";
when "11 01" => "01 01";
when "1010" => "1001";
when "1001" => "1001";
when "0110" => "0110";
when "0101" => "0110";
when "0010" => "1010 11 ;
when "0001 11 => "1010";
when others => "0000";
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rxdatadecoded = '1'
rxdatadecoded = '1'
rxdatadecoded = '1 ';
rxdatadecoded = '1 ';
rxdatadecoded = '1 ';
rxdatadecoded = '1';
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Only the 4 MSB are use because the 6 LSB are ignored to provide a
tolerance of ±63 steps for the decoding the four unique symbols. The
status of the decode is provided by the rxda/adecoded flag.

The

decoded symbols are converted to serial data by the parallel to serial
converter. A parallel load enable (pL) and data in elk (cc(O)) signals are
generated from adcO/atch with sufficient delay after adcD/atch rising
edge. Data in elk cc(O) is OR with c/k20_1 clock to provide the required
clock for parallel load and shifting all 4 bits of data out before the next
adcO/atch rising-edge event.

The complete schematic is as shown in Figure 11.6.
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CHAPTER

12

12. TEST AND VERIFICATION

Total of three printed circuit boards based on the schematic was fabricated,
and populated with the required components and debugged. The printed
circuit boards, namely the 10BaseT interface module, QAM module and a test
board where, the two modules and the commercially available FPGA module
are plugged into for tests. The test board consists of a regulated 5Vdc supply
and provides the interconnections between the three modules. See Appendix
C for photos of fabricated prototypes.

Key equipment used for the test:
-PC or notebook with 1OBase-T NIC running a continuous test program that
sends out a repeated 57.6f!S data frame
-A 1OOMz Tektronic TDS220 scope.
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12.1

QAM Symbol Mapper Verification

Figure 12. 1 Measured transmitter timings
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Figure 12. 1 Measured transmitter timings (cont'd)

Figure 12.1 shows the timings for the QAM symbol mapper. The
measured timings are as expected, however, it is noted that glitches are
found on the symbol capture_err_flag and output bits to the DAC, This
is occurs when data input to the mapper encoder block are in transition
state. However, since no data latch operates during this transition, it
does not pose any problem to the operation of the QAM symbol
Mapper.
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12.2

QAM Modulator

The two following figures show the I and Q output from the transmitting
DACs. First figure shows the first 50 1-tS of 10Base-T test data frame.
The second shows a more close-up snap shot of 250 ns window, at
pos19.5~-ts.

HORIZONTAL

Window

Zone
Window

-

Trig knob
Holdoft
SOO.Ons

CH1: txDac l_out CH2: txDac Q_out

Figure 12.2 txDac IQ signal output
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Figure 12.2

(cont'd) More detailed IQ signal wrt 10Mbps Manchester coded
data and symbol data latch
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12.3

IQ Modulator, Demodulator, QAM Demodulator

Due to time constraints, the above functions are not evaluated at the
time of writing this report. It will be completed and presented during the
final presentation of this project.

Author Chong Pay

Pe~g
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12.4

QAM Symbol Decoder

Figure 12. 3 Rx ADC and symbol decoding timings
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Figure 12.4 Measured Receiver Parallel to Serial Conversion Timings

Measured .OAM symbol decoder timings are as show in Figure 12.3
and 12.4. Works as it should be .

.·

Author: Chong Pay Peng, Clarice (
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CHAPTER

13

13. RECOMMENDATION/FUTURE IMPROVEMENT

•

Synchronized 20MHz clock for data stream from the 10Base-T module has
varied negative width. The existing design used three Dual Retriggerable
Monostable Multivibrator with reset IC (74 VHC 123). The first is used to
detect the rising and falling edge of the Manchester coded data. The
positive width of the output is set near to SOns. The second and third IC is
used to detect the rising and falling edge of the outputs of the first IC.

However due to different delays in the second and third IC., the resultant
20M Hz after adding (OR) the four output have varied negative width. This
could give rise to erroneous symbol capture. With careful re-time and delay
of the clock and use of the positive edge clock puls.,s, the problem is under
control but not elegant.

The same concept could be implemented in the FPGA where all gates are
on the same die, would give more predictable delays.

Alternative to a non-oversampling clock recovery is to use 1'1two matched
gated square-wave oscillators that are start and stopped by the data
signals, however, implementation will define longer time.

•

The symbol mapper/decoder does not implement the traditional sense of
QAM mapping where odd-bits in the bit stream are combined to form a
symbol for I channel, and the even-bits to form a symbol for the Q channel.

To implement this means not making use of the advantage of a Manchester
coded bitstream. It may not be a disadvantage after all for a Manchester
signal compared to an NRZ signal.

•

VHDL - It is important to appreciate that synthesis tools sometime dumb.
There are no reserved words in VHDL to specify whether a model is
conditional or sequential and whatever the sequential logic is synchronous
or asynchronous. Thus as a beginner in VHDL, one of the fundamental
problem with synthesizing VHDL modelling is to ensure that the hardware
produce by the synthesis system is what really desired. Example of good
synthesis rules are given in ISJ

•

In an actual hardware implementation, any mismatch in gain, phase, and
offset between the I and Q channels--in both the modulator and
demodulator--can result in errors in the recovery process. The filters
preceding the ADC may need to provide adaptive equalization to
compensate for various channel impairments.

62

Filtering in the digital domain to ensure perfect matching characteristics
between the I and Q channel, as well as phase alignment of the quadrature
carriers would be a good approach. A high-speed performance ADC and
DAC must then be used to reconstruct and sample the QAM IF signal.
Hence, present time constraint does not permit this implementation

--~~~~~---·--;~~~
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CHAPTER

14

14. CONCLUSION

QAM is used in many digital communications applications since it provides
very efficient use of frequency spectrum. In this project, the choice of a
suitable modulation scheme, that is, Quadrature Amplitude Modulation, QAM,
has indeed able to fulfill the target application and its requirement. Though
QAM, is susceptible to noise and more suitable for cable than for wireless, the
merit gained most by QAM is the number of bits that can be transmitted within
a symbol period. For most of the digital communication schemes, this is 1
bit/symbol period. In designing a QAM based digital communication system, bit
rate is the key design factor. The discrete levels represented by assigned to land Q-channel must then decided

A major challenge for this project is to realize the implementation of the
modulation I demodulation scheme with hardware and finmware integration.

With such a short project lead-time (less than 10 weeks), it is a major
challenge to have hardware fabricate firmware written, debug, test and
evaluate and write this report. This project was carried with a very short leadtime leading to many ad
circumstance.

hoc adaptations to overcome unforeseen

Due to time constraints, the section in the evaluation of the QAM was not able
to complete at the time of writing this report. Therefore, il is targeted lo
continue the work after the completion of this report. And the results will be
then presented during lhe presentation seminar on the 24" February 2001.

Hence, in conclusion, the objectives of the project have more or less been met.
Most importantly is the valuable knowledge gained during the design cycle.
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PART 3 ANNEX TO PART 2

ANNEX

1

ANNEX 1 Symbol Mapper- Decoder Loop-back tests

Equipment:
Test data frame: notebook running 10Base-T NIC test program
Tektronix TDS224 oscilloscope with WSTRO Wavestar Software for
waveform capture

Preparation:
To facilitate this loop-back test, the main clock for the symbol decoder now
uses the same clock as the symbol mapper to enable oscilloscope triggering of
both mapper and decoder signals. Changes are made in the VHDL files, after
intergrating both mapper and decoder functions, c/k20 is replaced by rxclk, and

clk1 0 is now generated internally. Other changes are adapting rxtimegen block
so that it can be reset at the

~eginning

of every data frame by signal rxen.

After compilation, bit-stream is downloaded to the FPGA. A physical data
bridge for the four MSB of txDACdata to rxADCdata is made, and tests is
conducted.

Results:

CURSOR

Type

Source

1m!

Missing/error
decoder
output data

Cursor 2
6.532.us

2

CH1 2.00V

35.2V

CH.1: input to symbol mapper (rxdataA) CH.2: output of symbol decoder (txdataA)

Figure A1.1 Comparing Symbol Mapper input and Symbol decoder
output

Checking at the 'critical' points in the test data frame, it was found that at the
first instance when the Manchester coded data changes from 0101010101 ....
to 010110000 .... data error was found in the time between cursor 1 and 2 of
Fig ureA 1.1 .

The reason for the error was due to the problem of varying negative width of
the 20M Hz clock (rxc/k) derived from the Manchester Coded 1OM bps bitstream as discussed in Chapter 13. This caused a skewed parallel load (pl)
and clk20 _1 signals in the parallel-to-serial converter clock resulting in one bit
less data output. This problem is depicted in Figure A 1.2a and A 1.2b.

Author: Chong Pay Peng, Clarice (
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Narrower,

less

than

normal negative width

Source

1m!
Delta
102.0ns
S.804MHz

CurSor 1
6.412)JS
Cursor 2
6.514)JS

2

CH1 2.00V

CH2 2.0 V

M 50.0ns

H4 f 35.2V

CH.1: clk20_1 derived from rxclk CH.2: Symbol decoder output (txdataA)

Figure A1.2a Varying negative width of rxclk

pL- parallel load

Skewed pl and
Clk20-1

clk20-1

lEI Ready

CURSOR

Type

D
Source

1m!
Delta
102.0ns
S,804MHz

Cursor 1
6,412)JS
Cursor 2
6,514)JS

2 ..

CH1 2.00V

CH2 2.00V

CH.1: clk20plus1

-'

M 50.0ns

H4 f 35,2V

CH.2: Symbol decoder output (txdataA)

Figure A1.2b Skewed pL and clk20_1

Author: Chong Pay Peng, Clarice (
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Modifications:

To solve the skewed parallel-to-serial converter clock, it is decided to
implement the clock recovery from the 1m~bps Manchester coded bit-stream
in the FPGA than to rely on the existing unreliable external implementation.
There are two approach, first, using the same as the existing external
implementation, that is using both rising and falling-edge detections as
described in the main report, second, a non-over sampling clock-recovery
method by implementing two 'near-matched' paled square-wave oscillators
similar to 1'1.

The second approach is taken, with the two near match oscillator implemented
in the same FPGA (entity c/ksync).

Apart from this change, to remove

ambiguity in the behavioral parallel-to-serial converter, a structural parallel-toserial converter is use in the VHDL coding and without using an extra clock
(cfk20plus1) for clocking as in a normal parallel-to-serial shift registers. Its

reset value is changed to '1111' instead of '0000'.

Other changes includes T -flip-flop's variable state is replaced by signal state
because the former reset part was not synthesized; update rxtimegen block
using T-flip-fiops, implement reset using signal rssi and assign rssi to rxen for
this test program; change symbol decoder's recovered symbol rxsymbol value
when correct data is not decoded to "1111" instead of "0000" ; add entity
rxen_extended generation to extend the oscillator for another eight cycles

after rxen has transition from high to low, to enable clocking of the last data
symbol at the end a data frame and to reset the parallel-to-serial converter
(though not very elegantly nor efficiently implemented with use of 30 self-reset
flip-flops cascade); various changes to correct timings e.g. parallel-load signal
(pL); add signal dacReset to enable reset of tx DAC at the beginning of each

data frame.

Author: Chong Pay Peng, Clarice (
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The updated block diagram of the symbol mapper/decoder module for test and
verification implement in the FPGA is as shown in Figure A1.3.

Author: Chong Pay Peng, Clarice (
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Figure A 1.3. Updated Block Diagram of Symbol Mapper/Decoder
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Results:

After synthesis and compilation, the generated bitstream is downloaded to the
FPGA.

Measured result is as shown in Figure A 1.4, which shows that the

problem is resolved.
1EJ Ready

M Pos: 6.436JJS

CURSOR
Type

D
SoUrce

lml
Delta

356.0ns
2,603MHz

CH1 5.00V
CH3 5.00V
CH. 1: Transmited data (rxdataA) CH. 2:Received Data (txdataA) CH. 3: Recovered 20 MHz clock

Figure A1.4 Received Data bitstream after modifications

Notes and observations:

It was found though the design use only 16% of the AT40K20, problems begin
to appear in placement optimization and route optimization when using Atmel's
IDS6.0 (Figaro) for generation of the bitstream, slowing done project progress
considerably. This may be due to the use of quite a number of derived clocks
and cascaded flip-flops delays in the design. Alternative is to find a better
synthesis tool and compiler.

·Author: Chong Pay Peng, Clarice (
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2

ANNEX

ANNEX 2 Improved 20MHz Clock Recovery

A new clock recovery from the 1OM bps Manchester Coded data is
implemented in the FPGA. Its concept is based on a non-oversampling clockrecovery method by implementing two 'near-matched' gated square-wave
oscillators similar to [4] The implemented clock recovery block diagram is as
shown below.

Re-timed

Data
Gated Oscillator A

0

o fllp-nop

Q

0 ala In

t>

~

Start-slop gate

~

,...

I

.

OR
gate

>

Start-stop gate

-

Rb!o..:UvtHIH1

Clu~.;k

Gated Oscillator B

r--

p.

Start-stop gate

I
Tflip-ftop

-{

Qf-

>

Figure A2.1 Clock Recovery Block Diagram

Author: Chong Pay Peng, Clarice (
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Two 'near-matched' gated square wave oscillators (A and B) are started and
stopped successively by the falling-edge of the data signal. The recovered
clock is obtained by combining their outputs. This solution is adopted because
it is memory-less and any accumulating phase errors due to the oscillators
frequency mismatch is discarded every time the oscillators are stopped.
Each of the gated oscillators is design using a cascade of flip-flop delays.
Start-stop

Recovered Clock

1- D

Data ln
~

I

Q -

'--,___:_

t>

OR

,.-'-------

D

Q

-I

50ns Delay

~

>

Figure A2.2 Gated Oscillator

This

design

is

a fully

integrated

clock

recovery

circuit

that

locks

instantaneously to the first arriving data of a burst-mode data frame. Though
data is Manchester coded here, it is treated as a 20Mbps NRZ bit stream.
There is a 1-bit delay in re-timed data and recovered clock signal does inherit
data transition jitter.

· Author: Chong Pay Peng, Clarice (
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MEASURE

Source

CH1

CH2
CH3

ll!liWll
7.600ns?
CH3

lml

cH15.~ov~-~~2~'5.0o~~~ ~o~ns.~~cW.c'"'ci;t"4'"f~·'"'"z~:80°;;:v'M"""'''-'
;:
CH3 5.00V

CH.1: Transmitted data CH.2 Re-timed Data CH. 3: Recovered Clock (pulses)

Figure A2.3 Typical Measured Waveform at 20M bps

· Author: Chong Pay Peng, Clarice (
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ANNEX

3

ANNEX 3 QAM, IQ Mod/Demod Test and Verification

It was found when testing the transmit DAC performance, the DAC outputs are
correct only after approximately 23!-ts of the 57.6!-ts data frame (see Figure
A3.1 ). It seems that the DAC finite state machine that controls the generation
of the divided clock and pairing of I and Q data inputs has difficulties in getting
into the correct state for it to work properly, despite all SELECT, WRITE,
CLOCK and RESET signals are provided accordingly. Investigation is going on
to find the real cause of this problem. As such, functional blocks that follows
the modulator, namely the Nyquist filters, IQ modulation are not tested nor
verified at the moment. So are the IQ demodulation, and QAM demodulation.

M Pos:

.

CURSOR

Output
from 0 to
23!-ts not
correct!!
-

,,.,,..ft•li

Delta
23.00JJS
43.48kHz

Cursor 1
-200.0ns

CH3 5.00VIl,J

CH.1: DAC Q output CH.2: Manchester bit stream CH.3: tXen

Figure A3.1 DAC output error

·Author: Chong Pay Peng, Clarice (

98

ANNEX

4

ANNEX 4 Nyquist Filter Design

The Nyquist filter intended for implementation is as show in Figure A4.1. The
design is simulated using SIMetrix (spice simulator). With a symbol rate of
2.5MSPS, an a=0.5, it means the filter corner frequency is at 1.25MHz. The
final simulated result is as show in FigureA4.2. 8 dB of voltage insertion loss is
expected from this design. It should be noted that the 3dB frequency is at
1.32MHz instead of 1.25MHz with the use of standard value components.

·3.:lu'
. 6ft .

Jl2.

Figure A4.1 Schematic for Nyquist Filter

·Author: Chong Pay Peng, Clarice (
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200k

500k
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Figure A4.2 Nyquist Filter Frequency Response
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5

ANNEX

ANNEX 5 Updated VHDL code for Symbol Mapper/Decoder

Author: Chong Pey Peng, Clarice (
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-{lfllity declaration of OAMlfi symbol mapper and decoder lor 10Mbps Manchester coded data
-hardware test version elk tO, clk20 gr.ncraled 1rom rxdk lo faCilatr. sropc triggering
-<hiring smwttanemts r;.: and tx ;e>ts
·-history of changes-------.. ---·-········--lest • dlf5 signal state replace variable slilte as Uw later wa> not synthesised
-test-a. update D:!tmCjJon bloc!<. using T-nip-flops, implement reset by rsst
and assign rssi to wm lor llllstest pro<Jram
- P2S reset use rsst. reset value is 1111 iso 0000
-- tesl·b. include D:dJt.lA clo~k recovery method 1 c1krec- discarded
-test..:· use matched galcd-osr.illator for clock rerov8ry. clksync. daL:I falling-edge
- tcst-d · re-dock and delay rxdataA __ d in clksync (deleted 1n ver_ el)
• synO dff3 reset is nxcd at·o· instead of 'rxen'
. change symbol decoder, when other.; => rxsymbol <='1111', was '0000'
-test-e! • delete delay lor r;.:dal.3_relimcd
. PL genefJtion d rnput is change to rs~i (was r;o:daladecode)
-add rxcn __ cxtendcd gencfJtton mct11od 1
-test-el-l · chaf190 rxcn_extendcd generation to method 2
- test-el-2 ·usc method! for r;o:en __ cxtended generation
• add p\10, pc10, pelt. pc12 lor tl_bar oscillator
-tesl-el-3. delete behavioural P2S. add structural P2S. using dk20~1 iso dk20plus1
-test-et-3-1 ·change !\_bar to 12 __ bar, add rs\10, ttl tO lor l2_bar oscillator
• add pl delay. remove long cascade resets- use sell-reset Hlor delays
-test-e1.J-1a- add dacResel

LIBRARY ieee ;
USE ieee.std_log.ic_1164.atl·,
ENTITY QAM16_mapperdeo:xler IS
PORT(

_, "'""

dktO, dk20,rssi
: in sld_logic;
adccik,adcSelectadcDiatch,dkt0_1,dk20_1
:out sld_logic",
rxdaladecoded,txdalaA,txen
,dk20plus1 :out sld_logic;
pl
:out std_logic;
cc: out s!d_logic_vector(l downto 0);
rxadcOala
:In std_logic_vector(9 downto 0):
rxsyrrbol
: oli sld_klg)c_'oOOQr(J downto O):
rx_bi!s
:out sld_logic_vector(9 downto 0):

-tx ports
rxda!aA, rxen
:in std_logic;
rxdk
:out sld_logic:
rxdal.3A_d, rxdk1, rxdk2, dacSelect, dacWrile, dacCik, symdalalatdl: out std_logic",
dacReset: out std_logic;
sym_bO, sym_b1, sym_b2. sym_b3,tx_err_fiag: out std_logic;
rxda\aA._retimed :out sld_loglc;
symbol
:out std_logic_vector(3 down to 0):
b::dacOata :out sld_logic_vedor (9 downto 0)
):

END QAM16_mapperdecoder.
ARCHITECTURE QAM16_mapperdecoderArch of QAM16_mapperdecoder IS
component rx_symbol_deooder
PORT (
dktO, dk20,rssi
:in sld_logic:
adccik,adcSelect.adcOialch,dktO_t,dk20_1
: out sld_log!c;
rxdatadeo:xled,txda!aA,txen
,dk20plust : outstd_logic;
pl: out std_logic;
cc: out std_logic __vector(l down to 0);
rxadcOala: in std __logic_vector(9 downto 0);
rxsymbol: out std_logic_vector(3 downto 0);
rx_bils
:out std_logic_vector(9 down to 0)
):
end component
component symbolmapper
PORT (
rxdala,rxdk, rxen
:In std_logic;
rxdk1, rxclk2, dacSelect, dacWrile, dacCik, symdalalatcll
: outstd_loglc;
sym_bO, sym_bt, sym_b2, sym_b3,tx_err_llaf;: out std_loglc;
symbol
:out std_loglc_vedor (3 downlo 0);
txdacOata: out sld_!oglc_vector (9 downto 0)

):

Author: Chong Pay Peng, Clarice (
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end component
component clksync
PORT(
rxdalaA_d iu ~td_lrxJiC,
rxclk. oul std_logic.
rxd~laA_rctimcd out ~l<l_log1c;
rxcn ·in std_logic
),
end componen~
component dHJ
PORT (

d, r, elk in std_logk:
q

:oulsld_logic

l r, elk in std_logio:":
q

outstd_logic

):
end componen~
component dHS
PORT (
),

end componen~
signal clk10, dk.20. rssi. rx :tk :~td_logic;
signal nen_extended: str ..logic:
begin
-i..c•ffer lor rxdataA
rxdal.."\A_d <= rxdataA,
-gener,,ting nen_exlended
rxenO·. rxen_ext port map (rxen, rxen_extended):
rssi <= rxen_extended;

pO: rx_symbol_dec:oder Port Map (
dk 10,dk20,rssi.ado::lk,adcSeiect.adcOiatdl.dk10_1 ,dk20_1.
rxdatadecoded, txdalaA.txen.dk.20plus 1.pl.
cc,rxadc:Data.rxsymbol,rx_ bits):
p1: symbolmapper Port Map (
rxdataA_retimed.rxdk. rxen. rxd~.1. rxdk2. dacSelect. dac\'lrite,dacCtk.
symdatalatch. sym_bO. sym_b1. sym_b2. sym_bJ.tx_err_flag.syrnbol.txdac:Data);
p2; dksync port map (rxdataA_d, rxclk, rxdataA_retimed.rxen_eltended):
-generate dk10 and dk20
gendk10: dffS Port Map f1', rxen_ex1ende\J, rxdk. dk10):
dk2D <= rxdk.;
-generate dacReset
p3: dlfJ port map f1', symdatalatch, rxen, dacReset);
end QAM16_mapperdecoderArr.h;

-entity rxen_extended

LIBRARY ieee;
USE ieee.sldJ:.IQ·IC_1164.all;
ENTITY rxen_ext IS
PORT {
rxen: in std_logic;
rxen_exlended :out std_logic
);

ENO rxen_ext;
ARCHITECTURE rxen_extArr.h of rxen_ext IS
component dfl2

PORT(

d, r, dk: ill sW_Iogk:;
q

:out std_klgic

);

end component
component dlfJ
PORT(

d, r, elk: In std_logic;
q

:out std_logic

);
end compooent

~~~~~~--Author: Chong Pay Peng, Clarice
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signa!qO, q1. q2. q3. q4. q5. q6. q7. q8. q9: s1d_logic,
signal qlO. q 11, q12, q 13, q14, q15, q16. q17, q1B,q 19, q20: s1d_logic:
begin
pO_ dl13 port map (T. q/0, n;en. n:cr1 c~1tmdc!l).
nO. dfl2 port map ('1'. qO. rxcn, qO).
n1 dlf2portmap('1"_q1,qO.q1).
n2 dfl2portmapf1",q2,q1.q2).
nl dll2 port map ('1', qJ, q?. qJ)
n4: dl12 DOrt map (T. q4, ql q4).
nS: dlf2 port n1.1p (1'. Q5. q4. q5),
n6: dH2 port map ('1'. q6, q5. q5).
n7: dff2 port map (T. q7. q6. q7 ),
na· d112 port m,1p \1', q8. q7. q8J.
n9. dl12 port map cr. q9, q8, q9J.
nlO: dll2 port map ('1'. qlO, q9, qiO).
n11: dll2 port m.1p
qll, q10. qt1).
n12 dll2 po1t map(!'. q12. q11, q12).
n1J: dll2 port map (T. q 13. q12. q13).
n14:dll2 po.r1 mapf1'. q14. q1J. q14),
n15. dlf2 port map \1". q 15. q P, q15).
n16_ dll2 port map
q16, q15, q16).
n17: dff2 port map \1'. q17, q 16. q17).
n18: dlf2 port map
q 18, q17, q18).
n19: dfl2 port map(r. q19. qta, q19),
n20: dff2 port map (1'. q20. q19, q20).

rr.

cr.
rr.

end .~en_ext
-enfity dedarafion of clock syctuoniz.a~on

LIBRARY ieee:
USE leee.std_logic_1164_all,
ENTITY dksyoc IS

PORT{
txdataA_d: in std_logic:
rxdk : out sttUogic;
lldataA_relimed: out std_logic:
D:en: in std_Jogic
);

END c;lksync;
ARCHITECTURE dksynrArth of clksync IS
component dff3

PORT{

d, r, elk: in sld_logic;
q

:out sldJ:Jgic

);
end component;
componenl dff5

PORT(

1. r, elk: In std_logic;
q

: outstd_Jogic

);

end component

sJgnal 11.12,12_bar: std_Jogic;

signal pO, p1, p2: s!d_logic;
signal p10, pfl, p12: sld_logic",
si;Jnal ppO: std_logic;
signal ppiO: std_logic",
si;lnal cO, cl : s!d_logic;
signal nO, ttl : s!d)ogic;
si;)nal qqO, qql, qq2, qqJ, qq4, qqS. qq6, qq7, qq8: Sld):)Jic;
si]nal qO,ql,q2,qJ,q4,q5,q6,q7,q8 : std_logic;

""'"

rxdataA_dbar <=not rxdataA_d;
rxen_bar <=not D:en;
l2_bar <=not 12;
nO_bar <= nol nO;
n1_bar <=no! ttl;
rs!O: dffJ pot1 map f1',n0, rxen_bar, nO);
tffO: dfl5 port map f1', nO_bar, ppO, II);
p!O:dff3 port map fl', ppO, rxdataA_dbar, ppO);
peO: dff3 port map fl', pO, ppO, pO);
pe1: dff3 port map fl',pl, pO, p1);
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po2: dHJ port map ('1', p1, p1, p?),
oscO: dff3 port map (11, qqO, cO. qqO).
osc1: dHJ port milP ('1'. qqt, qqO. qq1).
osc2 dUJ port n'-lfl ("1', qq7, qql. qq2).
osc3 diD porlm~p ('1'. q~3. qq/, qq)J,
osc4 dft3 por1111.1fl (1'. IH~. qql qq4),
osc5· di!J rort m,w f 1'. qq'J, qq·1. qq'J).
oscfi di!J poll m.w ("1" qq~. qq5. qqG).
osc7 d!O pollm.w (T, qql. qq•J. qql).
osctl diD port 111ap (" r. Q·l8. qql. qqBJ.
rst10 diD port mar (T,rrl. n.en_ bar, nl),
11110: di!S port mJp ("1", n 1_bJr, pp 10, 0).
pttO. dffj port map ('1', pplO. n.dal1A_dbar, pp10),
polO. dll3 port mJP ('1", p10. pp 10, p10).
pet!· dftJ port map ("1', p11, p10. p11).
pe12. dff.J port map ("1". p12, r:tl. p12).
osc10. dH3 port map it2_bar. qn ct. qO),
osctl: df!3 port map (1', qt. qO. ql).
osc12: dtl3 port map ('1'. q2. q 1. q2).
osctJ driJ port map ("1', q3, q2. qJ).
osct4· dlf3 port map ('1'. Q~. ql q~).
q~. q5),
osc15: diD port map
qi q5. q5),
osc17: dH3 port map ('1'. q7. qi q7),
osc18. dfrJ port map (1', q8. q7, q8).
cO<= p2 or qq8,
c1<=p12orq8,
-recovered dock
dk.20 <= qqO or qO,

osc15 diD port map ("I", cS.

rr.

synO: dffJ port map (rxda!aA_d, rxen_bar, dk.20, rxdataA_retimed},
dk20 <" qqO or qO:
rxdk <= c!k20.

end clksyncArch:

-enbty declaration of n;_symbol_deroder with parallel 1o serial Mandleslefcoded data
LIBRARY ieee ;
USE ieee.std_log·IC_1154.all;
ENTITY rx_symbol_deroder IS
PORT (
dk\0, clk20,rssi
:in std_b]ic;
adcdk,adcSelecladcOlatdl,dktO_I,dk20_1
. out std_logic:
rxdatadecoded.txdataft ..txen
,dk20plusl ·.out std_logic.
pl
· out std_logic.
ct: ootstd_logic_vedo~l down to 0);
rxadcOata
:in std_logic_vector(9 down to 0),
rxsymbol
:out std_log'c_vector(J downto 0),
rx_bits
:out sld_log'c_vedol(9 down to 0)
);
END rx_symbol_decoder,
ARCHITECTURE rx_symbol_decoderArdl of rx_symbol_decoder IS
component rxtimegen
PORT (
dkiO, clk20,rssi
adcdk,adcSelect,adcO!a\ch,dk 10_1 ,dk20_1
);
end component
component symdecoder
PORT (
adcO!atch

:In std_b;Jic:
: outstd_logic

:In std_loglc;
:in std_b;Ji:_vector (9 downlo 0):
:out sld_logic_vector (9 downto 0):
:out std_logic_vector(J downto O):

rxadcOala
rx_bits
rxsymbol
rxdaladecoded
);

:out Sld_log'IC

end component
component P2S
PORT(

dk1, pt. : in sld_loglc;
Din
: std_loglc_vectot1J downto 0);
SeriaiOut : out s!d_logic
);

end oomponent
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component dll3

PORT (

d. r, dk in stdJogic;
q

:out sld_loglc

).
end component,
s~gnatqO,ql.
s~nal

q?, q). q4, q:.. q6. q7, q.~ stJ __ k);!oc.

Sen.1tOut std _k:.:~oc.

begin
pO n.lo11\C\JCil Pmt ~.t1p (cl'-10. cl'-20,rssi,Jdcclk.a:!cSclcct.adc01atch,d~ 10_1.dk20_1),
p1 symJ ..'CDd~r Port 1.1,1p (~dcDIJtchJ~adcOatJ.n:_Ms,rx.symbol.n.datadccoded);
p2 P2S Port MJp (CI)-./0_ 1, pl. n:symbol. ScnaiOut).
MJlaA <= S('riaiOut.
tlen <= n.datadecode\1_
-generate pt
llpO dl!J Port M,1;> ( r:;s'. qS.adcDiatch. qO).
Mp1 dii3Por1M,1;>{'1' qt qO,QI)
f!p2 dlfJPor1M,1~('1'.q2.ql,q?)
llpJ dfl3 Port Ma~ ( '1'. q3. Q2, q3)
H~ d~3 Por11.1J~ ( '1. q~. qj_ q~J.

Hi-'5 d«3 Port 1.\J~ ( '1, qS q~. q5)_
tf;ii dH3 Part I,\J~ ( '1' c~ cp Q>l
llp7 dlf3Portt.'.Jp('l',q7,q5,q7).
tf;:-8 dHJ PMI,I.Jp ( '1' q5, q7, qS)
outpO d~3porti.I.Jp('1'.q8.q1,pl).
-qenerate d"-20pivs1
~enera:e de:.Jyed d\20_1 ·no dciJy needed here
- dkQ_ dt!J Por1 Ma;> ( 'i', qq~O .d~_l. qqqO).
ct(Ol <=
cc(tJ <= T.
Process(o::)
begin
case a: is
v."len
dk20p!us1 <= T:
when "10" => dk20pfus1 <= T:
when "1 1" => dk20plus1 <= T;
when oltlers => dk20plus1 <= '0';

·u.

·or=>

end case,
end process:
end n_symbol_decoderArch.

-entity dedaratioo of symbol decoder

LIBRARY ieee:
USE ~sld_logic_ 1154.an.
ENTITY symdecoder IS
PORT (
adcOlatch

:in sld_logic;
:II std_logic_vedor (9 downto 0).
n_bits
:out sld_logic_vec:lof (9 downto OJ,
:out sld_logie_vedof (3 daN:"~to 0),
:out std_logic
rxdatadecoded
).

nadcOata

"'""""

END rxtimegen:
ARCHITECTURE ~ymdecoder.l.sdl of symdecnder IS

"""""""'' dft3
PORT(

d. r, elk: i-. s!d_logic;
q

:out sld_logic

);

end ccxnponent
si;lnal b9downto6 : sld_logic_vector(J downto 0)•

..,.

-dlt in adc data
oji!dl9 : dfl3 Port Map (nadc0ata(9). '(1, adcOiatch, rx_bits(9)):
dltch8 : dffJ Port Map (rxadc0ata(8), '0', adcOialdl, r:-:_bils(8));
dlld\7 : dlfJ Port Map (nadc0ata(7). 'fl. adcOiatdl, r~:_bils(7)):
dlld\6 : dffJ Port 1.\ap (rxadc0ata(6), '(J, adcOiatch. rx_bits(6)):
dltchS : dffJ Port Map (rxadcOata(S). \J. adcOiatdl, rx_bits(S)),
dl!cM : dffJ Port Map {n:.adc0ata(4), '0', Jdc01a1ch, rx_bits(4));
dilch3 : dffJ Port ~\ap (n:.adcOata(J). '0'. adcOia!dt, rx_brts(J)).
dltch2 : dHJ Por1 Map {n:.adc0ata(2). '(1, adcOt.:llch, rx_brts(2)):
C~ch1 : dffJ Port Map (rx~dcDa!a(l), ·o·. adcOtatch. rx_bits{1));
drtchll : dffJ Port Map (lladcOata(O).
adcOt.:ltch, rx_blts(O)):
b9downnv::::.1.:: rx_Ms{9):
b9downto6(2) <= n_bils{8);
b9downto6{1) <= n_bits(7);

·o·.
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b!klown!o6(0) <• rx_bits(6).
--symbol decode
process (b9di)WnloG)

""'"

rxdal.ldecodcd <= ·o·.
nsymbol<= "0000',
mse b9downloG 15
when '1110" ,_, r.syrnbol <' '0101', --!01 0101. LSEl riJhl mos11!1!
r.datadccoded <, '1'.
-,o.·hen' rlO 1" => r.syrnbQI <= '0101',
r.o:datadecoded <= '1',
when '10 10' => nsymbot <="1001'. --!or 1001. LSB nght most bit
rxdatadecoded <= '1',
when "1001' => r.symbQI <="100 1",
rxda!Jdecoded <= '1'.
when '0110' => r.symbol <= '0110". -lor 0110, LSB right most M
ndatadecoded <= '1'.
when '01il1' => r.o:stmbol <= '0110'.
rxdatadecoded <= '1'.
wnen '0010' => r.symbol <='1 01 0'; -for 1010. LSB nghtmos! M
rxdataderoded <= '1'.
when "0001' => N.symbol <="1010',
N.datadecoded <= '1';
when others => rxsymbol <="1111", rxdatadecoded <= '0':

end

end case.
process:

end symdecoderArch.

-entity declaratioo of rx Uming generator
LIBRARY ieee:
USE ieee.std_logic_tt64.all.
ENTITY rxtimegen IS
PORT (
elk tO. clk20, rs.sl
adcdk.adcSe~adcDla1ch,clk 10_1,d1Q0_1

:in sld_togic:

: oot std_logic

);
END IXUmegen;
ARCHITECTURE rxtimegenArch of rxtimegen IS
component df!J
PORT(

d, r, c:fl;.: in std_loglc:
q

:out sld_logic

);

end o::rmponent

oomponent dtrS
PORT(

L r, dk: In sld_loglc:
q

: outsld_logic

);
end compooent
signal qO, qt, q2, qqt, qq2, qqJ, qqq__dk: std_logic;
BEGIN
-generate 10 MHz and 20 MHz dock pu!ses
ffpO: dffJ Port Map fl', dk10_1, dk10, dk10_1);
ffpt: dfiJ Port Map fl', cfk2{)_1, dk20, dk20_1);
- T.ftip-llop counter block
tHO: dff5 Port t,'.J:J f1', rs.si. dk20_1. qO);
tff1: dff5 Port Map f1', rssi, qO, q1):
tff2: dff5 Port Map f1', rssi, qt, q2):
-generate adcdk
trp10: dfiJ Port Map f1',qq3,q2, adcdk):
ffp11: df!3 Port Map f1',qq1,adcdk, qqt);
ftp12: df!3 Port Map f1',qq2,qq1,qq2):
ffp13: df!3 Port Map f1',qqJ,qq2,qqJ);
-generate adcD\atch
qqq_cflo:<"ll0IQ1;
ffp2: dffJ Port Map (1', adcDiatch, qqq__dk, adcDiatch):
-generate adcSelect
adcSelect <= q2;

END rxtimcgenArch;
-enUty declaration or parallel to serial converter +vo edge ltl;gored
-activo low reset

LIBRARY leeil;
USE leee.std_logic_1164.all;

ENTITY P2S IS
PORT (

elk!, pl :In std_logic;
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D•

std_lo')c_vcdor(3 dO"Nflto OJ.

Sena!Oul out ~ld loo)oc

I

END P2S.

ARCt!ITECTURE P7S.vcll ol P7S l:i
component drt~
PORI(

d_r,s

d~-

msld_lo)-.:.
q

end component.

Sl:,lnaldJ.dl d2 ~3 s:J_b]~.
So:jn.ll o:JO. b~r. d 1_b,u. d2 _bar dJ_bar sti.l_log.c.
Sl:,lnalll), rl. r? rJ sU_b;.:::.

SJ:.ln.lls0.sl.s2 sJ s!j_lo]>::
S':jnJI..:;0.QI.Q2.Q3 stj_b;IC

BEGIN
d~l_bar~" n~:c.t

d'J

~=

D.n(O!

dl ~=Q,r.(li
d2 <= 0•1(2)_

dJ <: O.n(Jl

dO_bJI

<=

n.:;t CO.

dl_bar<•notdl.
d2_Nt <=not d2.
dJ_bar <: not d3.
r3<=pl and dJ_bar.
r2<=pl a:~d d2_ba~

rl<=pl and d \_bar.
rO<=pt. a:ld dO_bar.
sJ<=pl and dJ.
s2<=pl and d2.
st<=planddl.
sO<=pl an1 dO.
p3: dff4 p0!1 map
rJ. sJ. dkl_bar. qJ).
p2. dff4 port rr.ap (Q3. r2. s2. eft l_bar. q2).
pi: dff4 port rr.ap (q2. r1. s1. d'~l_bar, ql).
p'): dfl4 port map (qt. r{l, sO. cft.l_bar, qO),
-f.p:J. dfflO port ma~ [q(l, rs~. d~. SeriaiOJI}.
Seria!Ovt<= Q{l.
END P2Sard1.

rr.

-en~ty

dedarat.on of tw:_n:data symbol mapper--

UBRARY ieee ,
USE ieee.std_logic_ 1\54 a~.

ENTITY symbolmapper IS
PORT (
rxdata.rx.:JO., rxen
., st~_logic.
rxdkl, rxd;-.2, dacSeled. dacWnte. dacCr.:. symdatalatdl out std_bJc.
sym_bO. sym_b1. sym_b2. sym_bl.b:_err_tlag. out sld_lc~ic;
symbol
·out sld_bJic_vedor (3 d<:Hmlo 0).
txdacOata out std_bJoc_vectof(9 downlo 0)

END syrnbolmapPef,

I

ARCHITECTURE symbotmapperArth ol symbolma~er IS
oomponen\ symllohlp

PORT (
rxdata,rxdk, rxen
: i1 std_logic:
rxclkl, rxc:M. dacSelecl dacWnte. dacCik. symdatalatdl
:out sld_b;lk:;
sym_bO. sym_bl, sym_b2, sym_b3 :out std_logk:;
symbol
: 0\IIstd_logic_vedor (J downto OJ

1:
begm

""""l"f"'b<><J

""'"

txdacOata <::: ·oooooooooo·~
tx_err_l\ag <= '0';
case symbol Is
when '0101" => txdacOa!a <='1110000000'; -lor 0101,LS81a5t
when '1001' => txdacOa!a <='101oooo<xxl': ..for IOOI,LSBIAst
when '0110' => txdacOa!a <= '0110000000': -for 01\0.LSB last
when '1010' => txdacOa!a <='0010000000'. -lor 1010.LSB last
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when others=> b:dacData <="0000000000"; ll:_err_llag <= T,

end case.
end process.

(rxdata.rxdk. rxen. rxdkl. rxdl\2,
dacSelect. dJCW111e, dacCI~.. syn1'!ata!.:ild•.
sym bO, sym_bl. sym_b?, sym_b3, symbol).

scl· symboiCJp Port Map

~n~ty

dcdarabon ol symOOI C.lpture

LIBRARY Ieee .
USE~ std_log-::_1164 all,
ENTITY symbolcap IS
PORT (
nda1J.ncf~.. rxen
1r1 std_Jo;j•c.
rxd~ 1. ncllo.l. dacSelect dac'.',inte. dacCI~;_ symdalatatch out sld_b]oc.
sym_bl sym_bl, sym_b2. sym_bJ oo;l std_lot.Joc,
symbol
out sld_logoc_vcx.tor (3 downto 0)
(.

END symbolcap,
ARCHITECTURE symbolcapArdl of symbot.ap IS

component txt,r..ege~
PORT {

rxc!>.. rx.en 1r1 s:d_loq>e.
da:.:S.el,;-..."1. da:Wme. dacCt>. S)m-Jata[atdl

ncf•t.r>:!~.2.

out sld_logic

(.

co:nponent d!O

d.r.m ilstd_k:lgic.

?ORT(

'
compooenl 0~
PORT(

d. f,

:out sld_b]ic

di.:., std_logic:

'

: oot std_lcgic

""'-o: "

~generatct--------

p:l. !xtinegen Port M.;;~ ( n:di.. nen, n:d'~ l.rxcl\2. da:-Select daCV.'ri:e. dacCIO;. syrrdata!atdl).

-symbolca;>!tlre----------~: dfS Port Ma;:. (~~a:a. n:e:'l. n:d"o.l. sym_I>J).
llpsym1 : d~ Port Map (s)m_b3. n:en. n:c!<2. sym_b2).
~ym2 . d~ Po.1 MJ;> (sym_b2. rxen. n:d'•2. s ,.m_bl).
l!psymJ d~5 Pool.'.:!;> (sym_b!. ne:'l. nc::"•.2. S)-m_bOI.
d."dll . d~ FCJ!11,\J;> (S)-n_bJ. 'iJ, S)mjata:a:CI. symboi(J)).
cf.".dll ·. d:O Po.11,'JP (s 1m_b2. U, sy:m'.atata:dl. S)rnt:d\2)).
d~.::l\3 : d~ Por11.1Jp (sym_bl. '0". S)'m:lata:at:tl. 5)11~1)).
d~dl4 · d:O Po.11.'.a~ (sy:-n_bO, '0'. symea:a:a:cn. S)ll"l!:loi;O)).
end S)'ITit:cC.a;lkth.
-er.~ dedJta".!oo o! tJ: t:n'l'l? ;exrat:x
UBRARY ice!! ;
USE ieee.s:.1_~~:_1164 al.
ENTITY txtrnegen IS
PORT(
rxc!"o:..nen nst:!_~e,
nc!~l. rxcf'-.2. dJ:Se~'ct. dacWrt.e. ~ symdatalat:h: OUI R:Uogi:

),
END txtmegen.
ARCHITECTURE btm:;er\Ardl ol txtmegen IS
~lbii4Rsl

PORT(

d. dk

"'

(,

~toounte«po:s

PORT(

d,dk,Bt

qO,q1,q2,q3

: il sld_logic;
: 0U1 std_bJi:
);

"" """""""'
(LIIlliXlOerll dfl1

PORT (

r, di.: i'1 st:f_b;jC:
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out stt1_1ogic

Q

I.
end component.
componnnt d1!5
PORT (

l. r.

d~

111 sW_IogiC,

out std_lo')lC

Q

I
end romponcnt,

SI'Jnal rst. qO
sgnal c2. cJ, c4

. sld_logic.

. std_klgic.
· sld_klgic.

. c5

signal Q3. dpl dp?
BEGIN
-nd~ re-~rne ----·······-d'-0 dill Po<1 Map (c4. fl.d\, ll.d,l).

d'-1- dfft Por11.1Jp (c2. ncl~ 1. c2).
dll dll1 Port I.!Jp (cJ. c2, cJ).
d'-4 dHI Port 1>\.i;; (~4. cJ. c4).

-rxd\.2 . ...,.c eJge Plllse of rxd'-·--··-and dek1y lor 12 ns------------d'-5 dffl Por. Map (c5 rxci'-. c5).
Cl'-5 Cfft Port Mar (n~I0.2 c5, nd02).
-~miog

genera::on-------

pO bot4Rst Port Map (rten. rxd' 1, r;t).
pi counter4pvs Por: t.llp (":len. rxdk1. rsl QO. dacWrrte. dacCI'K. qJ).
-dacse~

ge,1eraMn----

tfft. dffS Port f,!Jp (rxen, rxen.c:O.

dacSe~).

-symdatatatd1 genera~n---ffpl. dffl Porl M.ap (symdatalatcl1. qJ. dp1).
ffp2. dfft Port Map (symdatatatch. dpt. dp2).
flp3. dffl Port Map (symdatatatcll. dp2_ symdatalatch).

END tx~me;enArd1.
-en~ty declaration of 4 M reset generatof
- ok, works good. with gklb.:ll rese~!

-ve edge-

LIBRARY ieee,
USE ieee.std_logic_116<1.all,
ENTITY brt4Rsl IS
PORT (

:In std_klg'c;

d. dk

:out std_klgi:

"'

I;

END bi\4Rst
ARCHITECTURE bi\4Rs!Arch of bi\4RstiS
oomp011ent dff.l
PORT (

d, r, dk; in std_logic;
: ovtstd_logi:

Q

end component
oornpooent dfl4
PORT(

1-

d, r, s, elk: i1 s!d_klgic;
q

: oot std_klgi:

1:

end component

signal r1, c2,q0, qt, q2, q3, q4 :sld_loglc:
BEGIN

flpO: dff3 port Map f1',r2, d, qO):
flpt: dff3 port Map (qO, r2, dk,r1);
flp2: dff3 port Map (r1, r2, dk,r2):
flnt: dfl4 Port Map (d, q4, qO, elk, q1):
fln2: dfl4 Port Map (q1, q4, qO,dk, q2):
f!n3: df!4 Port Ma;> (q2, q4, qO, elk, q3):
flat dfl4 Port Map (qJ, q4, qO, dk, q4):
rst<;q4;
END blt4RstArch:
-entity declamtion of 4 bltoounter 'f'IO edge--

LIBRARY ieee:
USE Jeee.s!d_logic_11~.all;
ENTITY cotJnler4pos IS
PORT(
d,clk,rst
qO,q1,q2,q3

:In std_bgic;

:out std_loglc
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).
END oounter4pos,
ARCHITECTURE countcr4posArc:h of oountcr4pos IS
component diD

PORT t

d. I, d~ m sldJ<l!JIC.
Q

·out std_logoc

)

end componenl.

6EGIN
flpO. dH3 Port t.!Jr (d. ~tdk. qO).
Hpl: dffJ Port r.1.1r (qO.~tdk. ql).
ffpL drf3 Port Map (q l.rst,d~. q2L
f!pJ dlf3 Port MJp (q2.rst.cl~.• q3).
END counter4posArcll.
--------..· - - - -en~ty ded.ua~on oi dH! <nlth reset .... e edge trr;!gered
-acwe llo:Jh reset
LIBRARY ieee.
USE Ieee std_lo;IC_11&! a'
EtrriTY d~l IS
PORT (
(.dO. ~"1 std_b]oc.
Q

)

ENDdftt,

ARCHITECTURE C'ltarch of dill IS
BEGIN
process (r. c:&.)

""'"

~

(r-T) lhefl

q <:: '()';
els:f ( dVI' and elk' event) 1lien
q <=T;

endl

""' """"".

END dfftarth:

-entity dedaraX/11 of dff2 wrth reset-ve edge trggered
~h'ghreset

UBRAAYieee:
USE ieee.std_lo;loc_1164 a~.
ENTITY d:r.? IS
PORT(

d,r.dk:i"lstd_logic;
Q

:outAUogC

).

EN0dff2.
ARCHITECTURE dlf2ardl of dff21S

BEGIN
process (r, ct.)

""'"

l (r='l11heo

q <= '0';
e!sif ( dk:"Q' and dk'evenQ then
q<" d.
end if.

""' """"".

END dt'l2ardl;

-enlity dedara:ioo of dll3 wrth reset +ve edge IJ'ggerod
--adiw hiJh reset
UBRARVieee;
USE ieee.std_logi::_11&4.a~;
ENTITY dll3 IS
PORT(

d,r,dk.:Wistd_log·c;
q

);
ENOdiO;
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ARCHITECTURE dff)ardl ol dfl3 IS
BEGIN
process (r, dk)
!x'gin
d (r-'1') then
Q <=

'0',

cls1f ( cl~='l' aM clk'cvcnt) U1cn

q <=d.
end d.
end process.

END dff)arch.
-cn~ty dec!Jra~on

of dff4 ·ve edge triggered

-active high asynchronous reset
-active high ~~nchronous set

LIBRARY ieee ,
USE ieee.SidJogoc_1154 all,
ENTITY dfl4 IS
PORT {
d, r.s. dk in std_logic:
q
),
END dfl4;
ARCHITECTURE dfl4arth of dff4 IS
BEGIN
process {r, s. dk)
begin
if (r-'1') ltlen
Q <'<'0':
elsif { dk='O' and dk'event) !lien

:out std_logic

lf(s='1')111en
Q <= '1';

'"'

Q <"'d:

end if;

end if;
end process;
END dff4arth;
-cnfity declaration of dffS +ve edge Toggle ftip-llop-active low reset
LIBRARY Ieee;
USE ieee.std_log~_1154.all;
ENTITY dffS IS
PORT{
tr,dk.instd_log'IC:

q

; out std_IOgic

):
END dffS;
ARCHITECTURE dff5arch of df!SIS
sgnal stale :std_logic;
BEGIN
process {1. r, dk)
variable slate: std_logic;
begin
H{r-'0') !llCfl
state<= '0';
elsil ( dk:-'1' and dk'event) then
if {1='1') then
state <" not state;
end if;
end if;
q <"state;
end pvcess;
END dff5arch;
--entity declaration of dff6 with reset +ve edge triggered

-active low reset
LIBRARY Ieee:
USE leee.std_loglc_1164.all;

ENTITY dfl6 IS
PORT {

d, r, dk: In std_loglc;
q

: outstcl_loglc

):
ENDdfl6;
ARCHITECTURE dff6arch of dff6 IS
BEGIN
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process (r. dk)
begin
if (r::'O') then
q "~ '0';
e!s1f ( dk~'l' and d~'even1) then
q <= d,
end 1f.
end priTess.
END dfffiarch.
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APPENDIX

APPENDIX A

A

16-QAM SIMULATION RESULTS

A randomly generated bit stream is divided into a pair of 2 bit words, one for 1channel and the other for Q-channel. The QAM modulation routine of the
program generated a QAM signaL Figure App.1 below shows a close-up view
of the QAM signal without noise. There are three distinct amplitude levels,
which correspond to the three possible distances in the constellation map from
the origin to stars, are observed. The QAM wave is non-coherent in spite of the
coherent carrier used as a source of QAM modulation.
QAM16 Wavefonn

600
800
Time (units: sampling time T)

Figure App.1

1000

1200

A waveform of QAM signal without noise
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A QAM signal observed for a longer period of time with added uniform random
noise is shown in Fig App.2.
QAM16 Waveform
3,·-------,---------,--------,----····--··--,------------~

200
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BOO

1000

c············,

1200

Time (units: sampling time T)

Figure App.2

A waveform of QAM signal with noise

The demodulator routine continues to integrate the product of the QAM signal
and sine/cosine carrier signal for every symbol time. The frequency of the
carrier signal is assumed to be known. At first, no active carrier signal recovery
is considered. Carrier signal phase is, however, an important parameter to
maintain the constellation map upright so that the reformatter in the
demodulator can be a simple discriminator based on thresholds. If the phase is
known, the constellation map can be rotated as accordingly to the phase
angle.

Figure App.3 shows the 16QAM constellation map without noise

added, while that of figure App.4 shows the constellation map with noise
added.
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.

QAM16 Constellation Map
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Constellation Map of QAM -16 without noise

OAMi6 Constellation Map
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The dispersion seen in each star position is due to the inserted noise.
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APPENDIX

APPENDIX B

16-QAM MATLAB SIMULATION

print key=input{'Do you make eps files (y/n)? ', 's');
noise key=input('Do you include noise
(y/n)? ', 's');
phase key=input('Do you add a phase-shift (y/n)? ', 's');

if phase key=='y'
phase~pi/6;

else
phase~O.O;

end;
dtamax=input('Specify I/Q data size
i f dtamax>256

(def=l28) dtamax=');

dtamax=256;
end;

if dtarnax<=O
dtamax=l6;
end;
pilot key=input('Do you include pilot signal of wc/2
{y/n)? ','s');

if pilot_key=='y'
adapti ·.re_key=input ('Do you adaptively adjust phase (y/n)?
I I

I

5

I )

i

else

adaptive_key='n';
end;
% (1) Generate a random data sequence
dta~

[] ;

% dtamax~l28;
qlevel~l/4;

for

k~l:dtamax*2;
dta~[dta,

fix(rand/qlevel)];

end;
% ( 2)

Generate QAM16 signal
% sampling time
% ratio of sampling freq/carrier freq
N=4;
% ratio of carrier freq/symhol freq
Tc=M*T;
% carrier time interval
Ts=N*Tc; % symbol time interval

T~l;
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Wc:::o2"pi/Tc; '.'.

(_'.Jl r il:r

tim·-~

t rcq•.H:n<:y
I_]L,.Hn<lX"tJ•!t,;

)',"Jil(j!_•;

s= I I;
for k==l :dt.ama;-:;
Idta=dta(i'k-1)-l.S;
Qdta=dLa(2•k)-1.5;
[Ol"

!F=l:N;

for m=l:M;

time=Ts" ( k-1) +Tc* (n-1 l +T* (m-1 l;
if pilot key=='y'
pilot=sin(Wc*time/2+phase/2);
else
pilot=O.O;
end;
if noise key=='y'
noise=l.O*(rand-0.5);
s=[s,Idta*cos(Wc*time+phase)+Qdta*sin(Wc*time+phase)+no
ise+pilot);
else
s=[s,Idta*cos(Wc*time+phase)+Qdta*sin(Wc*time+phase)+pi
lot);
end;
end;
end;
end;
figure(l);
plot(s(l:dtamax*M*N));
title('QAM16 Waveform');
xlabel('Time (units: sampling time Tl ');
ylabel('Amplitude');
if print_key=='y'
if noise_key=='y'
print -deps qaml6n.eps;
else
print -deps qaml6.eps;
end;
end;
% (3) Demodulate QAM16 Signal
theta=O.O;
Angl= [] ;
Aiintg=[]; AQintg=[];
Iraw=[]; Qraw=[];
for k=l:dtamax
AQinteg=O;
Aiinteg=O;
Iinteg=O;
Qinteg=O;
for n=l:N
for m=l:M
time=Ts*(k-l)+Tc*(n-l)+T*(m-1);
received=s(N*M*(k-l)+M*(n-l)+m);
~A~u~th~o~r:~C~h~o~ng~P~ay~P-en_g__~C~ta-r

~9~9~30~5~1~)----------------------------·~

i( adaptive key'--·--'y'
AI intecy-'1\J i nlt~CJ t n~ccd ved"crJ~~ (Vk' tl rnr.!/2) ''I';
/\0 i tiL etJ --/\() i n t eq t r (_! c e i v <:d • ~~ i n ( VJ c ' I. i mr_~ I/. ) ' 'l' ;
end;
1 j n t c· CJ -- I i n t. c q t 1 (: r:r~ i vc cJ " cr J :; ( ~lc ' 1. i_ rnr: t the t ;J ) ' T ;
0 in L cc_r --(J i n 1. eg t r l.!CC i V(:d ' ~; i n ( ~lc ' t i rnc t t h etoOJ ) 'T;

end;

end;
I raw= (I raw, I integ];
Qraw=(Qraw,Qinteg];
AQintg"[I\Qintg,AQinteg];

Aiintg::::[Alintg,Aiinteg];
if adaptive key""='y'
AvgTo=size(AQirJLg,2);
Avgfrom~AvgTo-16+1;

if Avgfrom<l
AvgFrom=l;
end;
AQ~O;

1\I"O;

for Aindex::::AvgFrom:AvgTo
AQ~AQ+AQintg(Aindex);

AI~AI+I\Iintg(Aindex);

end;
theta~2•atan2(AI,AQ);

end;
Angl~[Angl,theta];

end;
end;
figure(2);
plot(Iraw,Qraw, 'rx');

title{'QAM16 Constellation Map');
xlabel{'I-Axis');
ylabel('Q-Axis');

if print key=='y'
if noise key=='y'
print -deps constln.eps;
else
print -deps constl.eps;
end;

end;
figure(3);
plot(abs(fft(s)));

title('QAM16 Spectrum');
print -deps spcnl.eps
if print_key=='y'
if noise key=='y'
print -deps spcn.eps;
else
print -deps spc.eps;
end;
end;
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figure(iJ);
plot(l80"'AngJ/pi);
tit]e('fl.i.JI~~;t,··:J

if print

kf'y

/\nql•:');

.,.' '
' ·'

print -df'l'::; angln.eps;
else
pri11t -deps angl.eps;
end;
end;
figure(5);
plot (AQintg I :
title('Q-Filo~

~ave

Correlatior1');

if print key=='~··
if noise key~='y'
print -deps qpilotn.eps;
else
print -deps qpilot.eps;
end;
end;
figure(6);
plot (Aiintg):

title('I-Pilot Wave Correlation');
if print key=='y'
if noise_key=='y'
print -deps ipilotn.eps;
else
print -deps ipilot.eps;
end;
end;
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APPENDIX C
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PHOTOS OF PROTOTYPES
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View 1

The Whole System

. Author: Chong Pay Peng, Clarice (
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View2

10Base-T Interface Module
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View 3 The Symbol Mapper I Decoder
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View 4 The QAM Modulator I Demodulator

· Author: Chong Pay Peng, Clarice (
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APPENDIX

APPENDIX 0.1

•

0

VHDL CODE FOR SYMBOL MAPPER
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·-····-····----·······-············-·····--············------------------·---------------·-····-···-------········
'""('nlily !.kclaJaliun nf h _r\tl.tla ~)'lnhnl m~ppcr----·····
·-I\ I K
UIIRAKY ie-ee.
U.SJ: i~cc shl hrt:!( liM all.
I'NTlTY S)n;h.,hn;;pper l'i
I'IIRII
nd•IJc\.IHII-..rHrr m~d ltJt:it.
p. 1!.1t.v\ d. ndl-.1. ndl-.2. d;~cSclcct, ~acWritc, d.ltCll-., ~)·mtlalala!ch nut ~Hl_lugic;
~) m_ bO.- ~) rn b I. ~) 111 b:. ~)Ill_ bJ.h_cn _!l3g
nut std_lusic,
~) r11h11l
uul sld_lusic_ \'CCI or (3 dov.ntn 0);
t\oJ,rdl,•ta
out ~hi _Ingle _1·ectur (9 dnv.n10 0)
).

t:ND s~ mbulmarp.:r.
ARCI\1 I"I'C rtJIUO ~)mbulmarpcrArch of S}rnho1nrarpcr IS
compon~nl

S)lHhulcap
ndata.J\,r"ll-., rxcn in std logic,
ndaiJ.r\_d. nell-. I. ncll-.2, dacSclca. dat\\'ritc, dacClk, s)mdatalatch: out std_logic;
S)nr_bO. S)m_ b 1, S) m_b~. S}m_b3 oul std_logic;
S)Tllb<rl out s!d _hrgic _ l'ctlnr (3 do11nto 0)

r01n (

).

end comr-oucnt.
begin
pr01:ess (s)mbol)
begin
txdacData <- "0000000000";
t\_crr_flag <= ·o·.
case S}mb-o1 is
11hcn "OJ 0 I" =-> L\dad)ata <"' • I I I 0000000"; -for 0101, LSB hut
when "1001" => b.dacData <= "101000JOOO"; -fc.r 1001, LSB last
when "0110" "'> txdacDala <= "0110000000', -forOIJO.lSB last
~~ohcn "101 0" => txdad)ata <=
"00 I 0000000"; -for 1010, LSB last
when others -> txdacData <""
"0000000000": tx_crr_flag <= '1 ';
end case,
end process;
sci: S)mbolcap Pon Map {rxda!aA,rxclk, rxen, ndataA_d, rxclk I, rxdk2,
dacSdctt, dJcWritc, dacCik. S}mdatalatth.
~)m_bO, S)m_b I, S)m_b2, s)m_b], s)mbol),
end S)mb-olmappcrArch;
-en til)' declaration of S)mbol captun::

UBRARY ieee ;
USE iecc.std_logic_JJ6-4.all;
ENTITY s)rnbolcap IS
PORT ( rxdataA,rxclk, rxen: in std logic;
rxdataA_d, rxclk I, rxclkl, dacSclcct, daeWritc, dacCik, symdatalatch: out std_logic;
sym_bO, S)m_bl, S)m_bl, sym_bJ: ou1 std_logic;
S)mb-ol: out std_Jogic_vcctor (3 doY.tl(O 0)
);

END symbolcap;
ARCHITECTURE S)mbolcapArth ofsymbolcap IS
component txtimcgen
PORT ( rxclk, rxen: in std_logic;
rxdkl,rxclkl, dacSclcct, dacWritc, dacClk, symdalalatch: out std_logic
);
end component;
component dflJ

PORT(

d,r,clk:lnstd logic;
q: out std_logic
);
end component;
component dff6

PORT ( d, r, elk : in std logic;
q: out std_logic
);
end component;
component buCdci

PORT(

a_in: In std_logic;
a_out: out std_loglc

);
end component;
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bcgiu
··buncr for r\t.l;ltaA---···········································
bu!U: buf_t.lcl 1'<111 t-.!Jp (ndataA. n.t.l;ttaA_ t.l).
--1~ timing ~t1tcrat<>r·-········---·-·····--·---------------------p0 l\timcgc·n l',ut M.tp ( 1\..:lk. '''"· 1\clk I .l\clk2. tlacSclcct, tlac\\'ritc, tlacCil. S)'Uitlatalatch),
--s~mlllll captult'····----·· ---- ------ .......................... ..
trp.\)mO tltn•l'nrt ,\!.tp (l'<l.u.t:\ tl. l\c'n.l\clk2. ~)111 h_l).
ll'p~)ml dtTh 1',•11 M.•p 1,~111 h.l. r\l:11.nd~~- S)rn_ll2).
n·pS)nl~ tltTI> l't>ll •"-l.tp h~m ll~. 1\CU,I\d~~. ~)m,hl),
ffps)m3 tlllh l't>rl M.tp hym_lll, ncn. t\dl2. ~}m __ hH).
tlltch I tltl"J J'tlfl M.tp ('1 m_lll, 'P", S) uu!<>l.llatch, S)lllhol{3)).
dlt~h~
tllll 1\>rl M.li' (') m_ll~. ·o·. ~) nui.H.tlatch. ~ymllo1(2)),
tlltdt.l diD 1\lll Map b)m_lll, 'II', S) rnd;U.t!Jtch. ~ymhul( 1)),
dh.:M tltlJ J\,n Map (')m_llO. '!l', ~)mdatalatch, symhoi(O));
end S)nllltllcapArch .
....:ntil)' dcclaraticl!l of I\ timing ~encrator
UDRARY ieee ,
USE icox.std_lclgk_llb.t all.
ENTITY t\timcgcn IS
PORT ( r\dk. n.cn. in std_logic;
I\ elk 1. r:~.cl~~- dacSdcc\, dacWritc. dacCik, symdatalateh: out std_logic
).

END l\timegcn;
ARCIIITEC11JRE l\timgcnA"h oft~timegtn!S
component bit4R5t
PORT( d, elk
,;t: out std_logic
);
end component;

: in std_logic;

comporlellt count~r4pos
PORT ( d, elk, rst : in std_logic;
qO, ql, q2, q3
: out std _to gic
);
end component;
C(lmporlellt dr 1
PC'>RT( r, elk: in std_logie;
q: 1·ut std_logic
);

end component;
comporlellt dfTS
PORT ( t, r, elk : in std_Iogic;
q: out std_logic
);
end component;
signal ,;t, qO

signalcl,c3,c4
signal q3, dpl, dp2

,cS

: std_logic;
: std_logi'"'
: std_logic;

BEGIN
-rxclk n:-time,------clkO: diD Port Map (c4, rxelk, rxelkl);
elk!: diD Port Map (c4 , rxclkl, cl);
elk3: diD Port Map (e4, c2, cJ);
clk4: diD Port Map (c4, c3, c4);
-rxclk2, +ve edge pulse ofrxclk--and delay for 12 n s - - - - - clkS: diD Port Map (cS, rxclk, cS);
clk6: dffi Port Map (rxclk2, cS, rxclk2);
-timing gencl'lltion-----pO: bit4Rst Port Map (rxen, rxclkl, rst);
pi: countcr4pos Pon Map (rxtn, rxclkl, ,;t, qO, dacWrite, dacCik, ql);
-dacselect generation----tiD: diTS Port Map (rxen, rxcn, qO, dacSclect);
--symdat.alatch gcneration----ffpl: diD Port Map (symdatalatcll. q3, dpl);
ffp2: diD Port Map (syrndatalatcll, dpl, dp2);
ffp3: diD Port Map (s)1ndatalatcll, dp2, symdatalatch);
END txtimcgcnArch;
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··············································································-···········
·-entitr tkdamtiun of 4 bit reset gell~lahll -ve edge ••••
•• ol, wnrl.:s goo1l. with glohalrc\c(!!
LIBRARY ieee.

USE

icee.~td_lugi(_l(l.-1

all,

I'NTITY hit-IRst IS
I'Oifl (

J, d\..

·in

~td_lugic.

out stU_Iugic

END bit-IR~t.
ARCIIITECil!Rt: bit-lRstArch of bit-lRst IS
cornrom::nt dfiJ
PORT(

d, 1, elk: in std_logic;

q. out std_logic
);

end comronent;
romroncnt dff-1
PORT{

d. r, s. ell.:: in std_logic;
q: out std_logk

).

end eomronent:
signal rl, r2,q0, ql, q2, qJ, q-1 :std_logic;

BEGIN
ffpO: diD port Map ('1 ',r2, d, qO);
ffp I: diD port Map (qO, r2, clk,rl );
ffp2: dfD port Map (rl, 12, dk,r2):
ffn I: dff-1 Port t.bp (d. q-1, qO, elk, q 1);
ffn2·. dff-1 Port Map (q I, q-1, qO, ell.:, q2);
ffn): dff4 l'ort t.!Jp (q2. q4, qO, elk, q3);
ffn4: dff4 l'ort Map (qJ. q-1, qO, elk, q4);
rst<=<!4:
END bit4RstArch;
-cntitr declaration of 4 bit counter +ve edge---

UBRARY ieu::;
USE icec:.std _logic_l\6-tall:
ENTITY countcr4pos IS
PORT { d, elk, rst : in std_logic;
qO, q t, q2, q3
:out std_logic
);
END countcr4pos;
ARCHITECTURE rountcr4posArch of cotmtcr4pos IS

.

component diD
PORT(

d, r, elk: in std_logic;
q: out std_logic

);

end component;

BEGIN
ffpO: diD Port Map (d, rst,clk, qO);
ffpl: diD Fort Map (qO,rst,cll.:, qt);
ffp2: diD Port Map (ql ,rst,e\1.:, q2);
ffpJ: dfD Port Map {q2,rst,c\k, q3);
END rounttr4posAreh:
-<ntiry declaration of dffi with l'eS(:I +ve edge triggered
-active high P"..Set

UBRARY ieee ;

USE iece.std_logie_ll64.all;
EN1TIY dffi IS
PORT (

r, elk: in std_logic;
q: out std_logic

);

ENOdffi;

ARCHITECTURE dffi arch of dffi IS
BEGIN
process (r, elk)
begin

ir(P"I')then
q< .. 'O';
clsir( clk='l' and clk'evcnt) then
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I
~ud

ir:

end process;
f.NDdJYiarch;
-...:ntity dcdar;tti,,n o\ dll] with

rc~ct tv~

cdg:c triggt'ft:d

--active high reset
IJIIRAR\' ieee,
liSE

iccc.std_lo~;ic_llM

ENTITY dllJ IS
I'ORTt

aU,

d. r, ell,: 'm std logic,
q: out std_logi~-

)'

END dtlJ;
ARCI!ITEC11JRE dnJarch of diD IS
BEGIN

process (r, elk)
begin
if(r='l') then
q <"' '0';
elsif( elk,' I' and clk'C\'Cnl) then
q <=d;
end if;

end process;
END dflJarch;

- - - · -------------------entity declaration of dff~ -\'C edge triggered
-active high a.ynchronous reset

·-active high synchronous set
LIBRARY ieee;
USE iecc.std_logic_ll64.a!l;
ENTm' dff-1 IS
PORT ( d, r,s, elk: in std_logic;
q: out std_logic
);

END dff4;
ARCHITEC11JRE dff4arch of dff4 IS

I

BEGIN
prottss (r, s, elk)

begin
if(p'J')thcn
q <='0';
clsif( clk='O' and clk'cvent) then
if(s,.'J') then
q <='!';

''"

q<=d;

end if;
end if;
end process;
END dff4arch;
-entity declaration of dff5 +ve edge Toggle flip-flop--active low reset
UBRARY iccc;
USE icec.std_[ogic_ll64.all;
ENTITY dff5 IS
PORT( t, r, elk: in std logic;
q: out std_logiC
);

END dff5;
ARCHITECTURE dffSarch of dffS IS
BEGIN
process (t, r, elk)
variable slate : std_logic;
begin
if(r='O') then
state := '0';
clsif( elk='!' and clk'cvcnt) then
if(t='l')then
state :=not state;
end if;
end if;
q <=stat.:;
end process;
END dff5arch;
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···········-····-··················--············································

.......

·-cn1i1)' dcdar~tion of . un, witll rc~ct -ve edge triggered
··active lull' reset
l.lllltARY ieee.
USE iccc.std_l,,gfc IIM.aU,
ENTITY dllh lS
d.r.dl.: inih.IJugic,
l'OltT(
q uut std _logic
).

END dllO;

ARCIIITECTIJRE dnt>nrch of dll'h IS
BEGIN
process (r, dk)
begin
if(r'O') then
q <= '0';
dsif( ctk~'l' and clk'evcnt) then
q <= d~
end if;
end process:
END dff6arch:
-entitr declaration ofbu!Ycr/dday ofxx ns
LIBRARY ieee :
USE icee.std_logic _ll64.all:
ENTfiY buf_dcl IS
PORT ( a_in: in std_logie;
a_out: out std_logic
);
END buf del;
ARCHITECfURE buf_delarch ofbuf_del!S
signal state : std_logic;

begin
pO: process (a_in}

begin
case a_in is
when'!'=>
state<= I;
when '0' =>
state<-= 0;
end case;
end process;
a_out <=state;
end buf_delarch;
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·-<ntity d~clarutio11 of rx_s}•mhol_dccnder with parallel tu serial Mnnehcster coded data
-rxl
LIBRARY ieee:
USE iecc.std_lugic_IIM."II;
ENTITY rx_symlnll_dccodcr IS
I'ORT ( clklO, clk20. in shl_lngk;
mkclk,ndcSclcct,adcDintch,clk I 0_1 ,clk20_1: out std_logic;
rxdaladccodcd,lxdalnA,txcn,clk20plus I: out std_logic;
pL: out std_logic:
cc : out std logic vector( I doY.11to 0);
rxndcData; in std_logic_vc,tor(9 downto 0);
rxsymhol :out std_logic_vcctor(3 downto 0);
:out std_logic_vcctor(9 downto 0)
rx_hils
);
END rx_symbol_dccoder:
ARC! IITECTURE rx_symhol_dccoderArch ofrx_symbol_dccodcr IS
component rxtimcgcn
PORT ( elk 10, cll\20 : in std logic;
adcclk,adcSdc,t,adcDiatch,dk] 0_I ,clk20 _1 : out std _logic
);
end component;
component S)mdccodcr
PORT ( adcDlatch : in std logic;
: in std_logic_vector (9 down to 0);
rxadcData
rx_bits
: out std_logic_vector (9 down to 0);
rxs}mbol
: out std_logic_vector (3 down to 0);
rxdatadecocl.ed
:out std_logic
);
end component;
component P2S
PORT(

rstn , clock, pi :in std_logic;
Din: std_logic_vector(3 downto 0);
SeriaiOut: out std_logie
);

end component;
component dfD
PORT(

d, r, elk: in std_[ogic;
q: out std_logic

);
end component;

begin
pO:rxtimegen Port Map (clklO, clk20,adcclk,adcSelect,udeDJatch,clklO_I,clk20_1 );
pI :symdccoder Port Map (adcDiatch,rxadcData,rx_bHs,rxsymbol,rxdatadecodcd);
p2:"P2S Port Map ('l',clk20plusl, pL, rxsymbol, Seria!Out);
txdataA <=Serial Out;
txen <= rxdatadecoded;
-generate pi
ffpO: diD Port Map ( rxdatadecoded, q4,adcDiatch, pL);
ffpl: dfiJ Port Map ('I', qll, pL, ql);
ffp2: dfiJ Port Map ('I', qll, ql, q2);
ffp3: diD Port Map ('I', qll, q2, q3);
ffp4: dfiJ Port Map ('I', qll, q3, q4);
ffp5: diD Port Map ('I', qll, q4, qS);
ffp6: dfiJ Port Map ('I', qll, qS, q6);
ffp7: diD Port Map ('I', qll, q6, q7);
ffp8: dfiJ Port Map ('I', qll, q7, q&);
ffp9: diD Port Map ('I', qll, qR, q9);
ffp!O: diD Port Map ( '1', qll, q9, q!O);
ffpll: diD Port Map ('I', qll, q!O, qll);
-generate clk20plusl
didO: dfl3 Port Map ( '1', qqO,adcDiatch, qqO);
did!: dfiJ Port Map ('I', qql, qqO, qql);
dld2: diD Port Map ( '1', qq2, qql, qq2);
dld3: dfD Port Map ( '1', qq3, qq2, qq3);
dld4: diD Port Map ('I', qq4, qq3, qq4);
dldS: dfiJ Port Mnp ( '1', qqS, qq4, qqS);
dld6: dfiJ Port Map ('I', qq6, qqS, qq6);
dld7: diD Port Map ('I', qq7, qq6, qq7);
dld8: diD Port Map ('I', qqR, qq7, qq8);
dld9: diD Port Map ('I', qq9, qq8, qq9);
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IIIII 10: llfiJ Port Map ( 'I', qq 10, qq9, qtll 0);
IIIII II: IIOJ l'ort Map ('I'. qqll, qqiO, tlqll);
dllll2; 1111) l'ort Map ('I', qq[2, qqll, t]ql2);
·-gcncmtc dday~ll ~;lk20_1
clkO: dfiJ ]'ott M~p ( 'I'. ti1J<JO.clk2U _I, qqqO);
elk I: II OJ l'ort /o.1np ( '1'. ttiJIJ I, qqqO, qqq I),
clk2: llllJ l'urt Mnp ('I'. IJ\Iq2, qqql, IJIIIJ2),
clk3: diD Port M;tp ( 'l',qqqJ, qqq2, qqqJ).
clk4: t.lllJ Port Map ('I', qqq•l, qqqJ, qqq·l):
clk5: dllJ l'ort M<tp {'I', qqqS, qqq4, qqq5);
clk6: dllJ Port Map ( 'l', qqq6, qqqS, qqq6);
clk7: dllJ l'ort Map ('I', qqq7, qqq6, qqq7);
elkS: dflJ ron Map ( 'l', qqq8, qqq7, qqq8);
clk9: dflJ Port Map ( 'l ', qqq9, qqq8, qqq9);
cc(O) <= qq2; cc( I)<= clk20_1;
Process (cc)
b~gin

case cc is
when "01" => clk20plusl <='I';
when "I 0" => clk20plus1 <='I';
when "I 1" "'> clk20plusl <"''I';
when others => clk20plus I <= '0';
end case;
end process;
end rx_symbol_decoderArch;

------------------------------

-entity declaration of symbol decoder
UBRARY ieee;
USE ieee.std_logic_l164.all;
ENTITY symdecodcr IS
PORT ( adcDlatch : in std logic;
rxadcData : in st(logic_vector {9 downto 0);
rx_bits
:out std_logic_vector (9 down to 0);
rxsymbol : out std_logic_vector (3 down to 0);
rxdatadccodcd: out std_logic
);

END rxtimcgen;
ARCHITECTURE symdecoderArch of symdccoder IS
component dffJ
PORT(

d, r, elk: in std_logic;
q: out std_logic

);

end component;
sign\ll b9downto6: std_]ogic_vector(3 downto 0);
begin
-elk in adc data
dltch9 : dff3 Port Map (rxadcData(9), '0', adcDJatch,rx_bits(9));
dltch8 : dff3 Port Map (rxadcData(8), '0', adcDlatch, rx_bits(8));
dltch7 : dffJ Port Map (rxadcData(7), '0', adcDlatch, rx_bits(7));
dltch6 :diD Port Map (rxadcData(6), '0', adcDlatch, rx_bits(6));
dltch5 : dff3 Port Map (rxadcData(S), '0', adcDiatch, rx_bits(S));
dltch4 :diD Port Map (rxadcData(4), '0', adcDlatch, rx_bits(4));
dltchl :diD Port Map (rxadcDatn(J), '0', adcDiatch, rx_bits(J));
dltch2 : dfTJ Port Map (rxadcData(2), '0', adcDlatch, rx_bits(2));
ditch[ : dfiJ Port Map (rxadcData(l), '0', adcDiatch, rx_bits(l));
dltchO : dfTJ Port Map (rxadcData(O), '0', adcDlatch, rx_bits(O));
b9downto6(3) <= rx_bits(9);
b9downto6(2) <"' rx_bits(8);
b9downto6(1) <= rx_bits(7);
b9downto6(0) <"' rx_bits(6);
-symbol decode
process (b9downto6)
begin
rxdaladecoded <= '0';
rxsymbol <= "0000";
case b9downto6 is
when ~1110" .,> rxsymbol <= "0101"; ··for 0101, LSB right most bit
rxdatadccodcd <"''I';
when "1101" => rxsymbol <"' "0101 ";
rxdatadccodcd <= '1 ';
when "1010" => rxsymbol <"" "1001"; -for 1001, LSD right most bit
rxdatadccodcd <= '1';
when"1001""'>rxsymbol<= "1001";
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rxi.lmadccodcd <~'I',
whtl\"0110" ~> rxsymhol <"' "0110"; ··filrOllO, Uill right most hil
rxdat:~deeodcd

<""'I';

when "0101" -> rJ<symhul <.. "OliO";
rxdatadccodcd <~'I';
when "00 I()" ='> n>)1nhu1 <" "I 0 I 0"; ·-lilr I 010, I ~'ill rip)1t most bit
adatadccndcd <"' 'r ·•
when "000 I" => rxsymhu1 """" "I 0 I 0";
rxi.latadccllilcll <= 'I';
when others "'> rxs)mhol <=
"0000"; rxdatadccodcd <= '0';
end eruc;
end process;
end S}TIIdccoderArch;
-entity declaration ofrx timing gL'Tlerator
LIURARY itcc;
USE ieee.std logic 1164.a11;
ENTin' rxtirllcgcn-IS
PORT ( cii.:IO, clk20: in std_1ogic;
adcelk,ndcSelcct,adcDiatch,clk I 0_1 ,dk20_1 out std_logic
):

END rxtimegcn;
ARCHITECTURE rxtimegcnArch of rxtimcgcn IS
component dfT3
PORT(

d, r, elk: in std_logic;
q: out std_logic

J:

end component:
component dffS
PORT(

t, r, elk: in std_logic;
q: out std_logic

);

end component;
signal ql, q2, q3, qqO, qql, qq2, qq3, tqO: std_logic;
BEGrN
-generate I 0 MHz and 20 MHz clock pulses
ffpO: dfl3 Port Map ('I', clkiO_I, clkiO, elk! 0_1);
ffpl: dfT3 Port Map ('I', clklO_I, clklO, clklO_l);
-10 MHz clock in, generate adccll:.
ffplO: dfl3 Port Map ('I', q3,clkl0 I. adcclk);
ffp II: dfl3 Port Map (adcclk, q3,clkiO_l, ql );
ffp 12: dfD Port Map (ql, q3,clkiO_l, q2);
ffp13: diD Port Map (q2, q3,clk 10_1, q3);
-20 MHz clock in, adcDlatch
ffp20: diD Port Map ('I ',qq3,clk20 1, qqO);
ffp21: dfT3 Port Map (qq0,qq3,clki0_J, qq I);
ffp22: diD Port Map (qq l,qq3,clk20_1, qq2);
ffp23: dfD Port Map (qq2,qq3,dk20_1, qq3);
ffp3: diD Port Map(' I', adcD!atch, qq I, adcDlatch);
-generate adcSeiect
tm: dffS Port Map ('1','\',qqJ, tqO );
adcSelect <= tqO;
END rxtimegenArch;
-entity declaration of parallel to serial converter +ve edge triggered
-active low reset
UBRARY ieee;
USE leee.std_logic_ll64.all;
ENT11Y P2S IS
PORT ( rstn, clock, pi : in std_loglc;
Din
: std_logic_vector(3 downto 0);
SerialOut: out std_loglc
);

ENDP2S;
ARCHITECTURE P2Sarch ofP2S IS
signal dff : std_logic_vector(3 downto 0);
signal start, parbit: std_logic;
BEGrN
process (rstn, clock)
begin
parbit<='l';
if(rstn = '0') then
diT <= "0000";
strut<='!';
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clsif (clocl.:'cvcnt and clock"'' I') then
if(ploo'l') then
d!T<-Din:

else
sta11 <"' diT(O);
diT<= plubil & dr10 downtn I);
end if;
end if;
end process;
ScrinlOut <= start;
END 1'2Snrch:

--entity declaration of dtn with reset +vc edge triggered
-active high reset
LlllRARY ieee;
USE iccc.std_logic_ll64.all;
ENTin' diD IS
PORT ( d, r, elk: in std_logic;
q: out std_logic
);

END diD;

ARCIIITECfURE diD arch of diD IS
BEGIN
process (r, elk)

begin
if(r='l')thcn
q <='0';
clsif (ell"=' I' and clk'cvcnt) then
q<=d;
end if;
end process;
END dll3arch;
-entity declaration of dfB +vc edge Toggle flip-flop--active low reset

LIBRARY ieee;

USE iece.std_logic_ll64.all;
EN1TIY dfB IS
PORT (

t, r, elk: in std_logic;
q: outstd_logic

);
ENDdfB;
ARCHITEC11JRE dff5arch of dfB IS

BEGIN
process (1, r, elk)
variable state: std_logic;

begin
if (r-o'O') then
state :~= '0';
clsif( clk""l' and clk'event) then
if(t='l')thcn
state :.. not state;
end if;
end if;
q <=state;
end process;
END dfBarch;
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decoder\p2s\p2sarch ('processO']
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sig:nu! slarl, parhil : >l<l)ogic;

Concurrent Statements
Sefi,,IOnt<c=,tnrt

dO
Sensitivity List
(rslnw'O')

rsiii,dock

dl

Process Declarations

d2

<company name>

Project

<enter project nome

here~
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Architecture Declarations

Concurrent Statements
dO
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Sensitivity List
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dl
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Process Declarations
variable state : std _logic;
T

d2

(t='l')

Project·

<company name>
Title:

<enter diagram title here>
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FEATURES
Complet e Duo I Matching ADCs
Low Power Dlsslpotion: 215 mW 1+3 V Supply)
Single Su pply: 2.7 V to 5.5 V
Differential No nlinearity Error: 0.4 LSB
On-Chi p Anolog Input Bullen
On-Chi p Reference
Signol-to-Nol u Ratio: 57.8 dB
Over Nine Effective Bits
Spurio us-Free Dyn omlc Range: -73 dB
No Miu ing Codu Guoranteed
28-Leod SSOP

Dual Channel, 20 MHz 1O-Bit
Resolution CMOS ADC
AD9201 I
FUNCTIONAL BLOCK DIAGRAM
DVDO

DVSS

PRODUCT DESCRIPTION
The AD9201 is a complete dual channel, 20 MSPS, I O-bit
CMOS ADC. The AD9201 is optimized specifically for applications where close matching between two ADCs is required (e.g.,
UQ channels in communications applications). T he 20 MHz
sampling rate and wide input bandwidth will cover both narrowband and spread-spectrum channels. Tbe AD9201 intcgnt" two
!O-bit, 20 MSPS ADCs, two input buffer amplifiers, an internal
voltage re ference and multiplexed digital outpu t buffers.

PRODUCT HIGHLIGHTS
I. Dual !O-Bit, 20 MSPS ADCs
A pair of high performance 20 MSPS ADCs that arc optimized for spurious fr<e dynamic performane< are provided for
encoding of I and Q or diversity channel inform t don.

Each ADC incorporates a simultaneous sampling sample-andhold am plifier at its inp ut. T be analog inputs are buffered; no
external in put buffer op amp will be required in most applications. The ADCs are implemented using a multistage pipeline
architecture that offers accurate performance and guarantees no
missing codes. The outputs of tht ADCs arc ported to a multiplexed digital output buffer.

3. On-Chip Vo ltage Referen ce

The AD9201 is manufactured on an advanced low cost CMOS
processJ operates from a single supply from 2. 7 V to 5.5 V, and
consumes 215 mW of power (on 3 V supply). The AD9201 in put
srructure accepts either single-ended or differential signals,
providing excellent dynamic performance up to and beyond
its 10 M Hz Nyqui$!input frequencies.

2. Low Power
Com plete CMOS Du al ADC function consum ea a low
215 mW on a single supply (on 3 V supply). The AD9 201
operates on supply voltages from 2.7 V to 5.5 V.
The AD9 201 includes an on-chip compensated bandgap
voltage reference pin programmable for IV or 2 V.
4 . On-chip analog input buffers eliminate the need for external

op amps in most applications.

5. Single I O-Bit Digital Output Bus
The AD9201 AD C outpuu are interleaved onlo a single
output bus saving board space and digital pin count.
6. Small Package

The AD9201 offers the complete integrated function in o
compact 28-lead SSOP package.
7. Product Family
Tht AD9201 dual ADC is pin compatible with a dual S-bit
ADC (AD9281) and has a companion dual DAC product,
the AD9761 dual DAC.

REV.D
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringement.J of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
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Tol: 781/329·4700
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Fu: 781/326-8703
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AD9201-SPEC IFICATIONS
Parameter

Symbol

=

internal ref, differential input si11nal, unless otherwise noted)
Min

RESOLUTION

Typ

Mn

F,

DC ACCURACY
D iffcreotial Nonlinearity
lntegral Nonlinearity
Differential Nonlinearity (SE)
Integral Nonlinearity (SE)
Zero-Scale Error, Offset Error
Full-Scale Error, Gain Error
Gain Match
Offset March
ANALOG INPUT
Input Voltage Range
Input Capacitance

E,,

- 0.5

c,"

Aperture Delay

..,
tAP

Aperture Uncertainty (Jitter)
Aperture Delay Match
lnpu! Bandwidth (- 3 dB)
Small Signal (-20 dB)
Full Power (0 dB)
INTERNAL REFERENCE
Outpul Vohage (I V Mode)
Output Vohage Tolerance (I V Mode}
Ou!pUI Voltage (2 V Mode)
Output Voltage Tolerance (2 V Mode)
Load Regulation (I V Mode)
Load Regula<ion (2 V Mode)
POWER SUPPLY
Opera<ing Vohage

VREF
VREF

DYNAMIC PERFORMANCE'
Signal-to-Noise and Distortion
f = 3.58M H•
f = 10 MHz
Signal-to-Noise
f =3.58MHz
f= 10 MHz
Total Harmonic Distortion
f = 3.58 MHz
f= 10 MHz
Spurious Free Dynamic Range
f = 3.58M Hz
f = 10 MHz
Two-Tone lntcrmodu1ation Distortion1
Differential Phase
Differential Gain
Crosstalk Rejection

.

tl
±2.5
±3.8
±5.4

LSB
LSB
LSB
LSB
% FS
% FS
LSB
LSB

AVDD/2

v

2
4
2
2

pF
ns
ps
ps

240
245

MHz
MHz

I

v

± 10

mV

REFT = I V, REFB = 0 V
REFT = I V, REFB = 0 V

v

REFSBNSB = GND

mV
rnV
mV

I rnA Load Curren <
I mA Load Curren<

5.5
5.5

v
v

AVDD- DVDD S 2.3 V

rnA
mA
mW
rnW
% FS

AVDD=3V

245

tiS
2.7
2.7

loRvoo
Po

PSR

3
3
71.6
0.1
215
15.5
0.8

RBFSENSE = VREF

!:28

2
t 15

IAYOD

Power Consumption
Power-Down
Power Supply Rejection

Cundltlon

BW

AVDD
DRVDD

Supply Cumnt

MHz

1.2

±0.5
±1.5
±1 .5
±3.5
±0.5
±5

IllS

AIN

20
±0.4

DNL
INL
DNL
INL

Unlu
Bits

10

CONVERSION RATE

=

(AVOD =+3 V, DVDD =+3 V, F1.111rt£ =20 MSPS, VREF 2 V, IHB 0.5 V, TM1Nto Tw.

1.3

AVDD = DVDD = 3 V
STBY = AVDD, Clock= AVSS

SIN AD
55.6

57.3
55.8

dB
dB

55.9

57.8
56.2

dB
dB

SNR
THO
- 69
- 66.3

-63.3

dB
dB

SFDR
- 66
IMD
DP
DG

- 73
-70.5
-62
0.1
0.05
68

-2-
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dB
dB
dB
Degree
%
dB

f = 44.49 MHz and 45.52 MHz
NTSC 40 IRE Mod Ramp
Fs = 14.3 MHz
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AD9201
Min

Symbol

Parameter

DYNAMIC PERFORMANCE (SE) 1
Signal·to-Noise and Distortion
f = 3.58 MHz
Signal-to-Noise
f= 3.58 MHz
Total Harmonic Distortion
r = 3.58 MHz
Spurious F"e Dynamic Range
f= 3.58 MHz

Typ

Mu

Condition

Unlto

SIN AD
52.3

dB

55.5

dB

-55

dB

- 58

dB

SNR
THO
SFDR

DIGITAL INPUTS
High Input Voltage
Low Inp ut Voltage
DC Leakage Curreot
Input Capacitance

vi"
VIc
liN

c1"

16
2

I1A

LOGIC OUTPUT (with DVDD = 3 V)
High Level Output Voltage
(loH= 50 I!Al
Low Level Output Voltage
(ioc=1 .5mA)

VoH

2.88

v

Voc

0.095

v

LOGIC OUTPUT (with DVDD = 5 V)
High Level Output Voltagt
(lou= 50 pA)
Low Level Output Voltag•
(lot= 1.5 mA)
Data Valid Delay
M UX Select D<lay
Data Enable Delay

2.4

v
v

0.3

pF

Von

4.5

v

Vat
too
tMo
tEo

0.4

v

II

7
13

ns
ns
ns

lnHz

13

ns

3.0

ns
ns
Cycles

Data H igh-Z Delay
CLOCKING
Clock Pulsowidtb High
Clock Pulsewidth Low
Pipeline Latency

22.5
22.5

Leu

let

Ct = 20 pF. Output Ltv< ito
90% of Final Value

NOTES
1
AlN diffucnti1ll V p·p, REFT = U V, RE PB :: - 0.5 V.
1IMD rtfcm:d co luacr of two input siaoall,
1

SR is tiatlc ended input, REFT :: 1.5 V, RHFB: - O.S V.

Spccil'indoru subjtCI to thttl&t without notice ,

CLOCK
INPUT

I
I
I
I

:t:ADCSAMPLR:
I IJt

t~CSANPLE

t:CSAMPLE

II
II
I

SELECT
INPUT

i

I
I

QCHA.NNIEl
OUTPtrrEHA•LED

•••

t ~c SAMPLE

t::ciAMPL.E

:

I

SAMPL.E~

IAMPL.EI1· 1 I

QC~~~~

QCHANNIL

SAMPL£12
QCHANNEL

OUTPUT

OUTPUT

DATA
OUTPUT
I

I

SAMPLE.t-1

ICHAHN!L
OUTPUT

&AMPL!:I1
I CHANNEL
OUTPUT

Figurs 1. ADC Timing
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AD9201
ABSOLUTE MAXIMUM RATINGS•

PIN FUNCTIO N DESCRIPTIONS

With
Rcapect

Parameter

to

Min

Mn

AVOO
OVOD
AVSS
AVD O
CLK
Digital Outputs
AINA,AINB
VREF
REFSENSE
REFT,REFB

AVSS
D VSS
D VSS
DVDD
AVSS
DVSS
AVSS
AVSS
AVSS
AVSS

-0.3
-0.3
- 0.3
-6.5
-0.3
-0.3
-1.0
-0 .3
-0.3
-0.3

+6.5
+6.5
+0.3
+6.5
AVDD + 0.3
DVDD + 0 .3
AVDD + 0.3
AVDD+0.3
AVDD + 0.3
AVDD + 0 .3
+150

- 65

+150

Junction Temperature
Storage Temperature
Lead Temperature
10 sec

+300

Units

v
v
v
v
v
v
v
v
v
v
·c
·c
•c

P ia
No.

OVSS
DVDD
DO
01
02

9
10

Mode l
AD920 1ARS
AD920 1-EVAL

- 40' C to +85 ' C

Packare

Deacrlptlon

Optlooa •

28-Lead SSO P
RS-28
Evaluation Board

PIN CONFIGURATION

Digital Ground
Digiul Supply
Bit 0 (LS B)
Bit I
Bit 2
Bit 3

04
05
06
07

Bit 4
Bit 5
Bit 6
Bit 7

II

ll8

ll
13
14
15
16
17
18

09
SELECT
CLOCK
SLEEP
INA-I
INB -1
REPT-1

19
20

Bottom Reference Decoupling_1 1 Channel
Aoalog Ground
Reference Select
REP SENSE
VRE F
Intern•l Referen ce Ou tput
Ana log Supply
AVO O
REFB-Q
Bouom Reference Decou piing. Q Channel
RBFT-Q
Top Reference Dc coupling, Q Channel
INB -Q
Q Channel, B Input
INA· Q
Q Channel, A Input
CHIP-SELECT Hi-High Impedance, lo·Normal Opcntion

OR D E RI NG GUID E
Package

Dcacriptloo

03

•SrHnn 1bovc rhon hne:d undu Absolure: Mntmum RtUDI' may caun pcrma·
ne:nt dJmacc to the dtvicc, Thiiil a nrcu r.uia1 oaly; runctional aptu lion of the
duicc 11 rhuc or any olhtr cortdirion' above thole indicated io the operational
uctioa1 ofthi' lpctificuion isaot implied . Expuurc to absolult muimum utio l '
for utcodcd period a may cHcct dco;iu tcliabiliry.

Temperature
Ranre

Name

ll
2l

23
24
25
26
27
28

Bit 8
Bit 9 (MSB)
H i l Channel Out, Lo Q Channtl Out
Clock
Hi Power Down, Lo Norma l Operation
I Channel, A Inpu t
I Channel, D Inpu t

Top Rcfl:rence: Decoupling, I Channel

REFB -1
AVSS

DEFINITIONS OF SPECIFICATIONS
IN T EG RAL NONLINEARIT Y (INL)
Integral nonlinearity refers to the deviation of each individual

code from a line drawn from "uro" through "full scalc. 11 The
point used u '1zcro" occurs l/2 LSB before tbc first code tran sition. "Full scale" is defined as a level 1 1/2 LSBs beyond the
last code transition. The deviation is mcuurcd from the center
of each partic ul ar code to the true m aight lin e.
DIF FE RENTIAL NON LINI!A RIT Y (O NL, NO MISSING
CO DE S)
An ideal ADC exhibits code transitions !hat are nactly I LSB
apart. DNL is th e deviation from this ideal value. It is often

specified in terms of the resolution for which no missing cod(S
(NMC) are guaranteed.
CAUTIO N----- - - -- - - - - - - - - -- - - - - - - - - -- - - - - - - - - - - - - - - - - ---BSO (electrostatic discharge) scn1itivc device. Elw .rostatic charges as high u 4000 V readily

accum uluc on the human body 1nd test equipment and can discharge without detection.
Although the AD920l features proprietary ESD protection circuitry, permanent damage may
occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD
precautions arc recommended to avoid performance degradation or lou of functionality .

-4-
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AD9201
AYOO

~tt
DRYDD

~~

~~

DAVU

AVII

AVSS

AVSS

a. DIJ-09, OTR

b. Three·State, Standby

c. CLK

AYDO

~i OEFastr ~~f.AYOD

AY. .

AYDO

AVIS

A.EFI,

AVIS

AVII

AVII

d. INA,INB

f. REFSENSE

e. Reference

g. VREF

Figure 2. Equivalent Circuits

OFFSET ERROR
The. first uansition should occur at a level 1 LSB above "zero."
Offset is defin ed u the deviation of the actulll fir.st code t rana i~
tion from that point.
OFFSET MATCH
The chonsc io offset error between I and Q channels.
EFFECTIVE NUMBER OF BITS (!!NO D)
For a sine wave, SIN AD can be expressed in turns ofthc num·
ber ofbiu. Usin1 the following formula,
N

= (SIN AD - 1.76)/6.02

It is possible to act a measure of performance expressed u N,
the effective number of bits.

scale. Gain error is the deviation of tbc actual difference between first and Jut code trauitions and the ideal difference
between the first and Jut code transitions.

GAIN MATCH
The change in 10in mor berween I ond Q chonntls.
PIPELINE DELAY (LATENCY)
The number of clock cycles between convenion initiation and
the associoted output data bein1 made ovoilable. New output
da to is provided every rising clock edg<.
MUX SELECT DliLAY
The dtloy between the chongc in SELECT pin doto level ond
volid dato on output pins.

Thus, effective number of bits for a device for sine wave inputs

at a given input frequency con be calculated directly from its
measured SINAD.
TOTAL HARMONIC DISTORTIO N (THD)
THD is the utio of the rms sum of the first six harmonic com·
ponents to the rms value of the measured input signal and
is expressed as a percentage or in decibels.
SIGNA L-TO-NOISE RATIO (SNR)
SNR is the ratio of the rms value of th < measured input signal to
the rms sum of all other spectral components below the Nyquist
frequency, excluding the first six harmonica and de. The value
for SNR is erpruscd in decibels.
SPUR IO US FREE DYNAMIC RANG E (SFDR)
The differen ce in dB between the rms am plitude of the input
signal and the peak spurious signal.
GA IN ERROR
The first code transition should occur for an analog value I LSD
above nominal negative full scale. The Jut transition should
occur for an analog value I LSB below the nominal positive full

REV. D
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PO WER SU PPLY REJECTIO N
The specification shows the maximum change in full scale from
the value with tb< supply It the minimum limit to th< voluc with
the supply at iu maximum limit.
APERTURE JITTER
Aperture jiuer i5 the varinion in aperture delay for successive
samples and is manifwed as noise on the input to the AID .
APERTU RE DELAV
Aperture deloy is a measu re of the Somplt-and- Hold Amplifier
(SHA) performance and is meuu ted from the rising ed1< of the
clock in put to wben the input signal is beld for conversion.
SIGN AL-TO-NOISE AND DISTORTION (SIN~D , SI NAD)
RATIO
SIN+D is th< rotio of the rms value of the musurtd input signol
to the rms sum of oil other spectral components below the
Nyquist frequency, including harmonics but ucludin1 de.
The value for S/N+D is expressed in decibels.

-5-
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A09201
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Figure 9. THO vs. Clock Frequency (f1N • 1 MHz)

Figur e 12. Grounded Input Histogram
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I.OGE.cll

t.OOitOJ
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Figure 11. Power Consumption vs. Clock Frequency
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AD9201
•
_,••

The A0920 I also includes an on-chip bandgap reference and
reference buffer. The reference buffer shifts the ground-referred
reference to levels more auitablc for use by the inuroal circuits
of the converter. Both converters ahare the nmc reference and
reference buffer. This schem e provides for the best pouible gain
match between the converters while simultaneously minimizing
the channel-to-channel croutalk. (See Figure 16.)

, UHD

....•
-2

....• i
....
_,,.
-1

•
•
'•
_,•

2ND

,f••! .

4TM

j" ~ ~r'

[

ITM=

~~~~

II

-11

l

-12

U I •O Ul+t t .• tl JAE.. 4.0€•1 U£.. I.OEtl J.M: .. I.Oil.. UN11.0l..

The A09201 has great flexibility in Its supply voltage. The
analog and digital supplies may be operated from 2.7 V to 5.5 V,
independently of one another.

,UNO

_,.•

....

r:.... ._.,
•

0 -1

- 10

_,.•

_, ••
- 11

f:br.-1

Each AID converter hu ita own output latch, which updates on
the rising edge of the input clock. A logic multiplexer, controlled throu1h the SELECT pin, determines which channel is
passed to the digital output pins. The output drivm have their
own supply (OVDO), allowing the part to be interfaced to a
variety of logic families. The outpu ts can be placed in 1 high
impedance state using the CHIP SELECT pin.

'JROrnt-j - nH

lu

....IL,

Tnt lnt lnt

.u.Jt..

l'

ANALOG INPUT
Fiaure 16 shows an equivalent circuit suucture for the. analog
input of one of the AID converters. PMOS source-followers
buffer the analog input pins (rom the charge kickback problems
normally associated with switched capacitor ADC input structures. This produces a very high input impedance on the p1rt1
allowins it to be effectively driven from hi&h impedance sources .
This means that che AD920l could even be driven directly by a
pu sive aotialiu filter.

U l.tt t .. . . Z.tE.. Ul+t 4_.4 UE. . U(. . T.. .. I.K.. U l ... tUII ..

Figure 15. Simultaneous Operation of l and Q Channels
(Differentia/Inp ut)

THEORY OF OPERATION
The AD920 1 integrates two AID converters, two analog inpu t
buffers, an internal reference and reference buffer, and an output multiplexer. For clarity, this dan sheet refers to the two
converters as "l" and •Q ... The two AID convtrters simuhaneoualy sample their respective inputs on the riaing edge of the
input clock. The two converters distribute the conversion operation over 1everal smaller AID subblocks, refining the converSion
with progressively higher accuracy as it passes the result from
stage to stage. As a co o~quen ce of the distributed convusion 1
each convener requires a small fraction ofthe 1023 comp11ntors
used in a traditional flash -type I O-bit ADC. A sample-and-hold
function within u ch of the stages permits the first stage to operate on a new input somple while the follow ing stages continue to
process previous samples. This resuJu in a •pipeline processing•
latency of three clock periods between when an input n mple is
taken and when the corresponding AD C output is updated into
the output registers.
The AD920 1 integrates input buffer amplifiers to drive the
analog inputs of the converters. In most 111pplicarions, these
input amplifiers eliminate the need for external op amps for the
input signals. The input rtructurc is fully differential, but the
SHA common-mode response bas been designed to allow the
converter to readily accommodate either single-ended or differential input signals. This differential structure makes the part
capoble of accommodating a wide range of ioput signals.

.....
IINI

Figure 16. Equi valent Circuit for AD9201 Analog Inputs

The source followers inside the buffers also provide 1 level-shift
function of approximately IV, allowing the AD9201 to occtpt
iopuu at or below sround. One consequence of this structure is
that distortion will result if the analog input approaches the
positive supply. For optimum high frequen cy distortion performance, the analog inpul signal should be centered according
to Figure 29 .
The capacitance load of the analog input Pin is 4 pF to tht
analog supplies (AVSS, AVDD).
Full-scale setpoinu may be calculated according to the following
algorithm (V1 ., may be incernally or externally generated):
-Fs = (Vau -

-8-
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v,.,l2)

+Fs = <Vm t Vm/2)
v.,.N= Vur
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AD9201
REFE RENCE AND REFERENCE BUPPI!R
The reference and buffer circuitry on the AD920 1 is configured
for mu:imum convenience and flexibility. An Ulustruion o( the
equivalent refcreocc circuit is show in Figutt 26. The user can
select from five different rdcrcocc modes lhrough appropri1tc
pin-strappinc (ate Table I below). These pin mapping options
cause the internal circuitry to reconfigure iuclf for the t ppropriatc operating mode.

Externally Sot Voltaro Mode (Figure 14)- this mode uses
the on-chip reference, but scales the exact reference levtl thoush
the use of an nternal ruiator divider network. VREF is wired to
the top of the network, with the REFSENSB wirod to tho tap
point in the resistor divider. The r<ference level (and input full
scale) will b< equal to I V x (RI t R2)1RI. This method con be
uatd for volu ge l<vels from 0.7 V to 2.5 V.

Tab le I. T able of Modu

Mode

Input Span

RE FSI! NSE Pin Flcure

IV
2V
Programmable
External

IV
2V
I + (RIIR2)
= Extern al Ref

VREF
AGND
Sec Figure
AVDD

22
23
24
25

0.1tJ'

1-.------.-,-1
...~

IV Mode (Fir urc 2Z)-providcs a IV refcr<n cc and IV input
full scale. Recommended for applications wishing to optimi.e
high frequency p<rformance, or any circuit on a supply voltage
of less than 4 V. The part IS placed in this mode by shorting the
REFSENSE ptn to the VREF pin.
IV

••

!SL.. r - - - --

- ----,

IV~

ov -.::.L

AD9201

1----4..._----'>------ih

L.....--------1

•·•••

v

Figure 24. Programmable Reference

External Reference Mode (Fig ure lS)- in this mode, the onchip reference is dlnbled, and an external reference is applied to
the VREF pin . This mode is achieved by tyins the REFSI!NSE
pin to AVDD .

··~

IV!SL...

ov

I V _.::.f_

o.t,f

h-----t-,-1
,...,~

0.1taF

o.t~

...,.

Figure 22. 0 V to 1 V Input

l V Mode (Ficure B)- provides a 2 V refcrtnce and 2 V input
full scale. Recommended for noise scuuivc applications on 5 V
supplies. The part is placed in 2 V refcrtncc mode by grounding
(shorting to AVSS) the REFSENSE pin.

·· -.::.L
~
ov

,.~

ov :_j.j_

1--1--r,.-1,..~

0.1~

Figure 25. External Reference

Reference Buffor- Th< reference buffer structure takes the
voluge on th< VRBF pin and level-•hifts ond buffers it for Ule
by vario us subhlocks within the two AID converters. T he two
converters share the same r<ference buffer amplifi er to maintain
the best possible gain mttch between the two con verters. In the
interom of minimizinr high frequency crossulk, the buff<red
rdcrcnccs for tbc two converters are separately dccouplcd on
the IREFB, IRI!FT, QRBFB and QREFT pins, u illusuoted in
FiguiC 26.

D.tjJ

h r--...,...,-••-~.~

o.t~
Figure 23. 0 V to 2 V Input
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AD9201
COMMON-MODE PERFO RMANCE
Atttntion to the common-mode point of the analog input voltage con improve the performance of the AD920 1. Figure 29
illu5trates THO as 11 function of common-mode voltage (center
point of the analog input span) and power supply.

Inspection of the curves will yield the following conclusions:
I. An AD9201 running with AVDD = 5 Vis the easiest to
drive.

2. Dirferential inputs are the most insensitive to common-mode
voltage.

3. An AD9201 powered by AVDD = 3 V and a single ended
input, should have a I V span with a common-mode voltage
of0.75 V.
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Figure 29. THO vs. CML Input Span and Power Supply !Analog Input ~ 1 MHzi
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AD9201
DIGITAL INPUTS AND OUTPUTS
Bach of the AD920 1 digi<al control inputs, CHIP SRLI!CT,
CLOCK, SI!LI!CT and SLBI!P are referenced to AVDD and
AVSS. Switching thresholds will be AVDD/2.

SELECT
When the select pin is held LOW, the output word will present
the "Q" level. When the select pio is held HIGH, the "I" level
will be pmented to the output word (let Figure I).

The format of the digital output is straight binary. A low power
mode future is provided such that forSTBY =HIGH and the
clock diubled, the static power of the A0920 I will drop below
22mW.

The AD920 1's select and clock pins may be driven by a common si1n•l source. The data will cbooge io 5 ns to II os after
tbe edges of the input pulse. The user must make sure the interface latches have sufficient hold time for the AD9201's delays
(sec Fiaure 30).

CLOCK INPUT
The AD9201 clock input is internally buffered with an inverter
powered from the AV DD pin. This feature allows the AD9201
to accommodate either +5 V or +3.3 V CMOS logic 1nput slgnal swiogs with the input threshold for the CLK pin nominally
at AVDD /2,
The pipclined architecture of the AD9201 operates on both
risiosaod falling edg<1 of the input clock. To minimize duty
cycle variations the logic family recommended to drive the clock
input is high speed or advanced CMOS (HCIHCT, AC/ACT)
Josie. CMOS log1c provid<1 both symmcmcal voltage threshold
levels aod sufficient rise aod fall times to support 20 MSPS
operation. Running the part at slightly futer clock rates may be
possible, although at reduced perform once levels. Conversely,
some sligh t perform once improvemenu might be rulized by
clocking the AD9201 at slower clock rates.
The power dissipated by the output buffers is largely pro portional to the clock frequency; ruonma: at reduced clock rues
provide& 1 rcduclion in power conumption.
DIGITAL OUTPUTS
Each of the on-chip buffers for the AD9201 output bits (D0- 09)
is powered from the DVDD supply pin, separate from AVDD.
The output drivus arc sited to handle a variety of locic familiu
while minimizing the amount of glitch energy generoted. In all
casesJ 1 fan ~o ut of one is recommended to keep 1he ca pacitive
load on the output data bits below the specified 20 pF level.
For DVDD = 5 V, the AD9201 output signal swing is compatible with both high speed CMOS aod TTL logic families. For
TTL, the AD9201 on-chip, output drivers were designed to
support several of the high speed TTL familiu (F, AS, S). For
applications where'1he clock rate is below 20 MSPS, other TTL
families may be appropriate. For interfacing with lower voltage
CMOS logic, the AD9201 sustains 20 MSPS operotioo with
DVDD = 3 V. In all CIS<$, check your logic fami ly data sheets
for compatibility with the AD920 1's Specification table.

CLOCK
SOUACI

n_

Figure 30. Typical Dt~-Mux Connection

AP PLICATIONS
USING THE ADUOI FOR QAM DEMODULATION
QAM is one ofthe most widely used digital moduluioo schemes
in digital communication systems:. This modulation technique
cao be found io both FDMA as wcllu spreod spectrum (i.e.,
CO MA) hued systems. A QAM signal is • corrier frequency
which is both modulated io amplitude (i.e., AM modulotion)
aod in phase (i.e., PM modulotioo). At the transmitter, 11 cao
be generated by independently modulttina two carriers of identical frequency but with a 90" phuc difference. This resulu in
oo inphase (I) carrier component and a quadrature (Q) corrier
component at a 90° phue shift with respect to the I component.
T he I and Q components are tbeo summed to provide a QAM
signal at the specified carrier or IF freq uency. Figure ll shows
a typlcalaoolog implementation of a QAM modulator using a
du al I O-bit DAC with 2x interpolation, the AD9761. A QAM
signal can also be synthesized io the digital domain thus requirIng a single DAC to reconstruct the QAM signal. The AD9853
is an example of a complete (i.e., DAC included) diaital QAM
modulator.

TO
lllliER

A 2 os redu ction in outpu t delays can be achieved by limiting
the logic load to S pF per output line.
TIIREE·STATB OUTPUTS
The digital outputs of the AD920 I can be placed in a high
impedance atate by setting the CHIP SELECT pin to HIGH.
This featu re is provided to facilitate in·circuit testing or cVJiuation.

REV. D
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MODULATOR

Figure 31. Typical Analog QAM Modulator Architecture
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At the receiver, the demodulation of a QAM signal back into ilS
sepum land Q components is essentially the modulation process up lain above but in the reverse order. A common and
traditional implementation of a QAM demodulator is shown in
Figure 32. In thio example, the demodulation i& performed in
the analog domain using a dual, matehed ADC and a quad rature demodulator to recover and digititc the 1 and Q baseband
signals. The quadrature demodulato r is typically a sin1le IC
containing two mixers and the appropriate circuitry to acncnlc
the necessary 90' phue shift between the I ond Q mi•ers'locol
oscillotors. Before being digitized by the ADCs, the mixed
down baseband I and Q signals arc fihcrcd using matched ana ~
log filters. These filters, often referred to as Nyquist or PulseShaping filters, remove images-from the mixing proc<n and any
out-of-band . T he characteristics of the matching Nyquist filters
are well defined to provide optimum signal-to-noise (SNR)
performance while minimizing iotcnymbol interference. The
ADC's arc typically simultaneously sampling their respective
~npulS It the QAM oymbol rate or, molt often, at a multiple of it
if • digital filter foll ows the ADC. Oversampling and the use of
digitallihcrina cases the implcmcntuion and complexity of the
analog filter. It also allows for enhanced digital processing for
both carrier aad symbol recovery and tun ina purposes. The use
of a dual ADC ouch as the AD920 1 enoures ucellent gain,
offset, and phose matching between the land Q chann<ls

These characteristics result in both a reduction of electromagnetic interference (l!Ml) and an overall improvement in
performaDCC.
It is important to design a layout that preveou noise from coupling onto the inputoignal. Digital signata should not be run in
parallel with the input aigool uaces and should bt routed away
from the input circuitry. Separate aDaloa•nd diaiulsrounds
should be joined together directly under the AD9201 in a solid
ground plane. The power and ground return curreou mun be
carefully managed. A general rule of rhumb for mixed signol
layouts dictates that the return curreou from diait•l circuitry
should not pus through critical analog circuitry.

Transienu between AVSS and DVSS will 1<riously degrade
performance of the ADC .
If the user cannot tie analog ground and digital ground together
1t the ADC, he should consider the configuration in Figure 33.
lOOIC

AYDD

IUJPLY

DYDO

--- ..I

·d-,

I
I

I

I

I DIOrTAL I

I

I LOOfC I
I K:•
f

I

I

t

I
I
I
I
I
FAOI!l
, .. EVlOUI

I

ITAOE

l ___ _

.v..,..._oo

I

+-----+~~ --~

I

OND

I

'--9- -'

---av___.....~o

oV•otOOAL
Figur11 33. Ground and Power Consideration
Figure 32. Typical Analog QAM Demodulator

GROUND ING AND LAYOUT RULES
As is the case for any high performance device, proper grounding and layou t techniques are essential in achinina optimal
porformance. The analoJ and digital grounds on the AD9201
have bu:n sepauted to optimize the management of return
currents in 1 system . Grounds should be connec.tcd our the
ADC. It is recommended that a printed circuit board (PCB) of
at least four layers, employing a ground plane and power planes,
be used with the AD9201. The usc of ground and power planes
o[feu distinct advantages:

Another inpu t and ground ttchnique is shown in Figure 34. A
separate ground plane bas been split for RF or hord to manag<
signals. These signals con be routed to the ADC differentially or
single ended (i.e., both can either be conntct<d to the driver or
RF ground). The ADC will perform well with J<veral hundred
mV of noise or signal& between the RF and ADC analog ground.

I. The minimimion of the loop area encompassed by a signal
and its return path.

2. The minimization of the impedance associottd with ground
and power paths.
3. The inherent distributed capacitor formed by the power plane,
PCB insulation and ground plane.
Figure 34. RF Ground Scheme
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AD9201
EVALUATION BOARD
The AD9201 evaluation board is shipped "ready to run ."
Power aod signal generators should be connected as shown in
Figure lS. Then the user can observe the perform once of rhe Q
chaoocl. lfthc user waou to observe the t chaontl, then be
should insrallo jumper ar )P22 Pins I and 2. If rhe user wanrs ro
roule between lond Q cb>nnels, rhen a CMOS level pulse uain
should be applied to the "strobe" jack afrer appropriare jumper
cooocctions.

AGHD

AVOD OGNDl DVDD OON02 ORVDO

AD9201

Figure 35. Evaluation Board Connections
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«NOT TO KALI)

Figure 40. Evslus!ion Board Component-Side Silkscreen
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Figure 42. Evaluation Board
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AD9201
OUTL INE DIM ENSIONS
Dimc1niotu tho• a in iocb u an d {mm ).

21-Lcad Shrin k Smoll Outline P acka re (SS OP)
(RS -28)
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1111111111 DEVICES
FEAT URES
Compltlt 10-Bit, 40 MSPS Duol Tronsmlt DAC
Excellent Goln ond Oflu t Matching
Dlffertntltl No nlln urity Error: 0.5 LSB
Effective Number of Bits: 9.5
Slgnt l·to-Nolu ond Distortio n Rttlo: 59 dB
Spurio us-Fret Dyntmic Rt nge: 71 dB
2 • lnte rpolot lon Fillers
20 MSPS/Chonnel Dolo Rote
Single Suppl y: +2.7 V to +6.5 V
low Power Dluipotion: 200 mW (+3 V Supply@
40 MSPSI
.
On-Chip Reference
28-lud SSOP
PRODUCT DESCRIPTION
The AD9761 is 1 complete dual chonacl, hi&h speed, I O-bit
CMOS DAC. The AD9761 has been developed specificolly for
use in wide bandwidth communication app1icatioos (e.a:., sprnd
spectrum) where digital! and Q information is being processed
during transmit operations. It integrates two 10-bit, 40 MSPS
DACe, dual 2x in terpolation filters, a voltage reference, and
digital input interface circuitry. The AD9761 supports 1
20 MSPS per channel input d>ta rate that is then interpolated
by 2< up to 40 MSPS before simultaneously upduing each
DAC.
The intcrluved I and Q input dati suum is prmnt<d to the
digital interface circuitry, which consilii of land Q latches 11 well
as some additionol control logic. The dill io de-interleaved back
iato ita original I and Q data. An oo·chip state machine ensures the
proper poiring ofl ond Q da ta. The dl!l output from each lllch is
then proccmd by a 2< digital ioterpolation filter that cases the
reconuruction ftltcr requirements. The interpolated output of each
filter serves as the input of their respective I O-bit DAC.
The DACs utilize a segmented current source architecture com bined wilh 1 proprielary switchin1 technique to reduce glitch
energy and to maximize dynamic accuracy. Bach DAC provides
differeotial current output thus supportinc siocle-endcd or
differential applications. Both DACs arc simultaneously up·
dated ond provide a nominal full-scale current of 10 mA. Also,
the full-stile curren ts bctwcen each DAC arc matched to within
0.07 dB (i.e., 0.75%), thus climinlling the need for additional
gaio calibration circuitry.

Duall O-Bit TxDAC+ TM
with 2x Interpolation Filters
AD9761 I
FUNCTIONAL BLOCK DIAGRAM

......

oovrA

lOUT I

•ULo

....,

FIADJ

OACDATA
INPUTI
(108111)

......
cow•
COW l

QOUTA
QOUTO

WIVT1! ""'"

PRODUCT HIGHLIGHTS
l. Dual I O-Bit, 40 MSPS DAC.: A pair of high performance
40 MSPS DACs optimized for low dinortion performance
provide for flexible tr1nsmission of I and Q Information.
2. 2< Diaital loterpol11ion Fihen: Duol matchina PIR inrcrpo·
lotion fihm with 62.5 dB Slop bond rejection precede each
DAC input thus reducing the DACo' reconstruction filter
nquirements.
3. low Power: Complete CMOS Dual DAC function oper1tes
on o low 200 mW on a single supply from 2.7 V to 5.5 V.
The DAC full-oulc current can be reduced for lower power
operation. and a sleep mode is provided for power reduction
during idle periods.
4. On-Chip Voltage Reference: The AD976 1 includes a 1.20 V

tempeuture·compeosated bandgap voltaae reference.

5. Single IO-Bit Digital Input Bus: The AD9761 fc11urcs a
flexible diaital interface allowing each DAC to be oddressed
in a varicty of ways including different updll< rotes.
6. Smoll Package: The AD9761 offers the complete intc&rotcd
func tion in a compact 28-lead SSOP package.
7. Product Family: The AD9761 Dull Tronsmit DAC has •
pair of Dull Receivc ADC companion producu, the AD9281
(8 bits) and AD9201 (10 bin).

The AD976 1 is manufactured on an advonced low cost CMOS
proem. It operates from a •ingle supply of 2.7 V to 5.5 V aod
consumes 200 mW of power. To make the AD9761 complete it
also offers an intcrnal l.20 V tempcrature-compcnmcd bandgap
rderence.
TaDAC+ h a Utdc:nurk or AaaJoa Dnicn,lac.
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AD9761-SPEC IFICATIONS
DC SPEC IFICATIQ NS

(TMIO to TIIAL AVOO

=+5 V, OVOO =+5 V, IMTs =10 mA, unless otherwise noted)

Parameter

Mio

RBSOLUTION

10

Typ

Mar

Unit•
Biu

DC ACCURACY'
Integral Lioearity Error (lNL)

T• =•2s•c
TMIN

to

-1.75
- 2.75

TMAX

Dif!mntiol Nonlinurity (DNL)
T. = +25'C
TMoN to TMAX
Monotooicity (10 Bit)
ANALOG OUTPUT
Offset Error
Offm Motcbing between DACs
Gaia Error (without Internal Reference)
Goio Error (with Internal Reference)
Gaia Motching between DACs
Fuii-Sule Output Current'
Output Compliance Range
Output Rui1tancc
Output Copacitance

-0.05
-0.10
-5.5
-5.5
- 1.0

LSD
LSD

% ofFSR
% ofFSR
% ofFSR
% ofFSR
% ofFSR
mA

0.05
0.10
5.5
5.5
1.0

v

1.25
100
5

REFERENCE INPUT
laput Compliance Range
Reference Input Resistance

0.1

1.20

kO
pF

v

1.26

nA

100

TEMPERATURE COEFFICIENTS
Unopolar Offset Drift
Gain Drift (without lnternol Reference)
Gain Drifi (with Internal Reference)
Gain Matching Drift (Between DACs)
Reference Voltage Drift

OPERATING RANGE

± 0.025
±0.05
t 1.0
± 1.0
±0.25
10

-1.0

1.14

.

1.75
2.75

-1
±0.4
1.25
LSD
-1
±0.5
1.75
LSB
GUARANTEED OVER RATBD SPECIFICATION TEMPERATURB RANGB

RI!FI!RENCE OUTPUT
Reference Voltage
Reference Output Current1

POWBR SUPPLY
AVDD
Voltage Range
Analog Supply Current (l•vnol
DVDD
Voltage Range
Digital Supply Current at 5 V (10 v00)'
Digital Supply Current at 3 V (lovoo)'
Nominal Power Dissipations
AVDD and DVDD ar 3 V
AVDD aad DVDD at 5 V
Power Supply Rejection Ratio (PSRR)-AVDD
Power Supply Rejection Ratio (PSRR)-DVDD

±0.5
±0.7

v

1.25
I

MO

0
±50
±140
±25
±50

ppm,.C
ppm/'C
ppm/'C
ppm/'C
ppm/'C

5.0
26

5.5
35

v

5.0
70
35

5.5
85

v

200
500
-O.Q2

250
650
0.25
0.02

mW
mW
% ofFSR/V
% ofFSRIV

- 40

+85

·c

2.7
2.7

-0.25

mA
mA
mA

NOTES

1Mcuurcd 11IOUTA 1cd QOUTA, driYiaJ 1 Yirtu•l Jrouad .
JNomicul full·ttllc cumcu, 10urn• is 16x 1bc fu, curttiH.
1
U1c 10 nccr..t amplifiu 10 dri.,c IDJ ntcrnalload
1Mnnnt:d n rcLOt-. s 40 MSPS aad four;: I MH1.
1Mcal1md u ubufft~ed Yohatt autpul ia1o SO 0 R a.o It toUTA,IOUTB, QOUTA,nd QOUTB, Cuou• 40 MSPS t11d fouT
1
Spuifiutioo' n1bjcct1o d unce •ithout uucc.

-2-

=8 Mlh.

REV. A

.·

A uthor: Chong Pay Peng, Clarice (

183

AD9761
DYNAMIC SPECIFICATIONS

=

=

=

!T1111to Tw. AVDD +5 V, DVDD +5 V, lovrrs 10 mA, Differential Transformer Coupled Output,
50 0 Doubly Terminaled, unless otherwise noted)

Parameter

Min

DYNAMIC PERFORMANCE
Mnimum Output Update Rate
Output Settling Time (tST to 0.025%)
Output Propogation Delay (tpo)
Glitch Impulse
Output Rise T ime (10% to 90%)
Output Fall Time (10% to 90%)

Typ

Mas

MSPS

40

35
55
5
2.5

AC LINEARITY TO NYQUIST
Signal-to-Noise aod Distortion (SIN AD )
fout· = I MH z; CLOCK= 40 MSPS
Effective Number of Bits (ENOBs)
Total Harmonic Distortioo (THO )
foUT = I MHz; CLOCK= 40 MSPS
Spurious-Free Dynamic Raoge (SFDR)
foUT =I MHz; C LOCK= 40 MSPS; 10 M Hz Span
Cbaoocllsolatioo
fouT = 8 MHz; CLOCK = 40 MSPS; 10 MHz Spao

56
9.0

OS

2.5

loput Clock Cycles
pV-s
ns
ns

59
9.5

dB
Bits

- 68
59

Unlu

-58

dB

68

dB

90

dBC

0IG ITAl SPECIFICATIONS (TMINto Tow. AVDD =+5 V, DVDD =+5 V,l1urn =10 mAunless otherwise noted)
Parameter

Min

DIGITAL INPUTS
logic " I" Voltage@ DVDD = +5 V
Loa•< ' I '' Voltage@ DVDD = +3 V
log1c •o• Voltage@ DVDD = +5 V
Logic •o• Voltage @ DVDD = +3 V
Lo&lc " I " Current
Loaic '"0" Current
Input Copocitaoce
Input Setup T ime (ts)
Input Hold T im< (t")
CLOCK High
C LOCK Low
Invalid CLO CK/WRITE Window (tc1Nv) 1

T yp

Mu

3.5

2.4
1.3
0.9
+10
+10

-10
-10

Unlta

v
v
v
v
IIA

)lA
pF
ns
ns
ns
ns
ns

NOTES

11c!NYiJ 111 ia•ulld wiadow of 4 as duruioa beaiaolat I as AFTER tht rhiDJ ed ae or WR ITE in which tht risi.aa tdJt of CLOCK M UST NOT occur.
Spedfiudozu lubjc.ctto"th.anat wichout aoliu.

08....080
DAC

INPUTS

SELECT

HOTEl: WRITE AHD CLOCK CAN •E tED
TOOETHlll FOit TYftCAL EXAMPLII, REfEfll:
TO OtOtTALINPUTaAHO IHTfftl..fAYED IHTiftfAC:I!
CDHIIDl.AATtOH IIECTlON.

CLOCK

Figure I. Timing Diagram
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AD9761
DIGITAL FILTER SPECIFICATIONS ~~'h':~~~~:::lo =+2.7 Vto 5.5V. DVDD=+2.7 Vto5.5 V, '""'" =10 mAunlns
Parameter

Min

MAX IMUM INPUT CLOCK RATE (fcLOcKl

40

Unit•
MSPS

DIGITAL FILTER CHARACTERISTICS
Po u bond Widtb1: 0.005 dB
Pmbond Widch: 0.01 dB
Passband Width: 0. 1 dB
Pm bond Widcb: - 3 dB
Linear Phose (FIR lmplementuion}
Stopband Rrjrccion: 0.3 fctoc• co 0.7 fcLoc•
Group D <loy'

Impulse. Response Duration

Mox

Typ

0.2010
0.2025
0.2 105
0.239

fourlfcLocK
fo urlf'cLOCK
fo urlfctoc•
fourlfctoCK

-62.5
32

dB
lnpu1 Clock Cycles

28
40

Input Clock Cycles
Input Clock Cycles

1

-40 dB
-60 dB
NOTES

1
E~tludu SIN XIX cbanctuiuic of DAC.
1Defiocd u the oumbu of dtta clack crc1u bctwcco tmpulu iopul aad put of outjnu ruponat.
1
55 iop111 dock lltrtt d5 lrom input to I DAC , 56 to Q OAC. Propacuioa dd•J i• ddaJ from dau inp111 to DAC apdatc.

\

_,.

FIR Filler

\
IV' v-l\f\
lfV I
II ' ...

-too
0
-12.0

Table 1. lote1er Filler Coeffideoto for 43-Tap Hallbaod

0.1
0.2
o,l
o.•
fftEQUENCY AEIPONIE- DC 1o fc;LOCJ.I

Figure 2a. FIR Filter Frequency Response

,

.

o.I
0.I

o.

'
§ o.s•

!;

0.

a'..
~l.l

Ii ...•.,
'

1\

r..

0

-o.1
-o.
-o.l

Lower Coefficient

Upper Coefficient

lo1e1er Value

H(l)
H(2 )
H(3)
H(4)
H(S)

H(43}
H(42)
H(41)
H(40}
H(39}
H(38)
H (37)
H(36}
H (3S)
H(34 )
H(33 )
H(32)
H(31)
H(30}
H(29)
H (28)
H(27}
H (26)
H(25}
H(24 )
H(23)

I
0
-3
0
8
0
-16
0
29
0

H (6)

H(7}
H (8)
H(9)
H(IO )
H(I J)
H(l2)
H( 13)
H(l4 )
H( 15)
H(l6)
H(l7)
H(l8)
H(l9}
H(20)
H(21)
H(22}

-so
0
81
0
- 131
0
216
0
-400
0
1264
1998

"
!0

15
20
25
TliiE-Sampl..

JO

"

40

Figure 2b. FIR Filter Impulse Response
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AD9761
ORDERING GUIDE
Model

Pachr•

Packlr•

Oucrlptlon

Option

THERMAL CHARACTERISTICS
Thermal Ruhtance
28-Lud SSOP
9JA = 109' C/W

AD9761ARS 28-Lnd Shrink Smoll Outline (SSOP) RS -28
AD9761-I!B Bvoluation Board
ABSOLUTE MAXIMUM RATINGS*

With

Parameter

Rupect to

Min

Mu

Uaito

AVDD
DVDD
ACOM
AVDD
CLOCK, WRITI!
SI!LI!CT,SLBI!P
Digital Inputs
lOUT A, IOUTB
QOUTA, QOUTB
COM PI, COMP2
COMP3
REFIO, FSADj
RI!FLO
Junction Temperature
Storage Temp eratu re
Lead Ttmporature (I 0 soc)

ACOM
DCOM
DCOM
DVDD
DCOM
DCOM
DCOM
ACOM
ACOM
ACOM
ACOM
ACOM
ACOM

- 0.3
-0.3
-0.3
-6.5
-0.3
-0.3
- 0.3
- 1.0
- 1.0
-0.3
-0.3
- 0.3
-0.3

+6.S
+6.S
+0.3
+6.5
DVDD+0.3
DVDD+0.3
DVDD+0.3
AVDD+0.3
AVDD+0.3
AVDD+0.3
AVDD+0.3
AVDD+0.3
+0. 3
t ISO
+I SO
+300

v
v
v
v
v
v
v
v
v
v
v
v

-65

•TMs b 1 IUcU rttilll only; fuDctioull open lion of tbt dnkc 11 tbuc
thOIC li.urd iD

v
·c
'C
'C

..

Of I G)' ot.. tt tOidttiOOI 1bou:
the OpUUiO DII UctiotiJ of thil lpCCificuioD i1 DOt l•plic:d. 8~pol\art CO tbiOIUIC

rauim\UI rth•t coaditioo• fot utcadcd pulodt ouy 1ffec.t duict ttlilbithr.
•J.TYTO

uv

TOtwJIUA
IPE.CTRUMIN.!TWOfUt

.............
1001NPUT

TEKTRONIX
AWG-2021

TO Hll'351tA

CLOCK

OUT

IH~UIIINE1WONC:

MAIV(IR 1

AHAI.YUA
JOn lfi#UT

SLEEP

•.t.W0202t CLOCK kiTIMED SUCH TKAT DfClrTAL DATA
ntANtmoNI ON FAU.INQ EOOI OF !IO'JI. DUTY CYCLE CLOCK.

Figure 3. Basic AC Characteriza tion Test Setup
CAUTION------------- ---------- - - - - ------------------ ---ESD (elcctrouuic dischorge) Stnsitive devico. Eltctrostuic thor&• • 11 high u 4000 V rudily
accumulate on the human body and test equipment and can discharge without detection.
Althou&h the AD9761 fcuuru proprimry ESD protection circuitry, permanent doma&• may
occur on devices subjecttd to high energy electrouatic discharges. Therefore, proper BSD
prc.caucions arc recommended to noid puformance dc&udltion or lou of funcliooality.
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PIN FUNCTION DESCRIPTIONS
P ia No.

Na m e

Descrip tion

2-9
10
II

D89
DBB- DBI
DBO
CLOCK

Most Significant Data Bit (MSB).
Data Bits 1-8.
Least Significant Data Bit (LSB).
Clock Input. Both DACs' ou tputs updated on positive edge of clock and digito l filters rcod respective
input registers.
Write input. DAC input registers latched on positive edge of write.
Select Input. Select high routes input data to I DAC, select low routes data to Q DAC .
Digital Supply Voltage (+ 2.7 V to +5.5 V).
Digital Common.
Internal Bias Node for Switch Driver Circuitry. Decouple to ACOM with O.lllf capacitor.
Q DAC Current Output. Full-scale current when all data bits arc Is.
Q DAC Complementary Current Output. Full-scolc current when all data bits arc Os.
Reference Ground when Internal 1.2 V Reference Used . Connect to AVD D to dinb lc internal
rdercncc.
Reference Inpuu'Output. Serves u reference input when internal reference disabled. Serves as l.2 V
reference output when internal reference activated. Requires 0.1 ~capacitor to ACOM when inter·
nal reference activated.
F ull-Scale Current Output Adjust. Resistance to ACOM sets full-scale output current.
Bandwidth/Noise Reduction Node. Add O.lllf to AVDD for optimum performan ce.
Analog Supply Voltage (+2.7 V to +5.5 V).
Analog Common.
I DAC Complementary Current Output. Full-scale current when all data bit' are Os.
I DAC Current Output. Full-scale current when all data bits are h.
Interna l Bias Node for Switch Driver Circuitry. Decouple to AGND with 0.1 JlF capacitor.
Power~Dow n control in put if asserted for four clock cycles or lon ger. Reset control input if asserted
ror less than rour dock cycles. Active high. Connect to DCOM ir not used. Refer to RESET/SLEEP
section.

12

19

WRITE
SELECT
DVDD
DCOM
COMP3
QOUTA
QOUTB
RE FLO

20

REFIO

21

FSAD)
COMP2
AVDD
ACOM
IOUTB
lOUT A
COM PI
RESET/SLEEP

13
14
15
16

17
18

22
23

24
25
26
27
28

PIN CONFIGURATION
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Dl!FINITIONS OF SPECIFICATIONS
Linearity Error (A lao Called loterral Nonlinurlty or INL)
Linearity error is defined as the maximum deviation of the
actual analog output from the ideal outp ut, determined by a
straight line drawn from zero to full scale.
Dlffercodal Noollnurlty (or DNL)
DNL is the mcuurc ofthc vuiatjoo in analoc value, normalized
to full scale, nsociated with a I LSB chong• in digital input
code.
Monotoolclty

AD/A converter is monotonic if the output either increases or
remains constant as the d_igital input increases.
0 ffut Error

The deviation of the output current from the ideal oh.cro is
called offset error. For lOUTA, 0 mA output is expected when
the inputs are all Os. For IOUTB, 0 mA output;. expemd
when all inputs are set to Is.
Gaia Error

The difference betwun the actual and ideal output span. The
actual span is determined by the output when alltnpuu ue set
to Is minus the output when all inputs arc set to Os.
Output CompJi ao ce Rance

The ungc of allowable voltage at the ou tput of a cu rrcnt~ou tput
DAC . Operation beyond the maximum compliance limits may
cause either output stage saturation or breakdown, resulting in
nonlinear performance.
Temperature Drift

Tcmpu1ture drifl is specified u the maximum change from the
ambient (+25• C) valu< to the value at eith<r T MIN or T MAX · For
offset and gain drift, the drift is reported in ppm offull-ocal<
ronge (FSR) p<r •c. For r<ference drift, the drift is reponed in
ppm per •c.
Power S uppl y Rejecdoo

The maximum change in the full·scale output u the supplies
are varied from nomina) to minimum and maximum specified
voltaaes.
Stttllnr Time
The time required for the output to reach ond remain within a
specified error band about its final value, measured from the
.start of the output1ransition.

Channel holatlon
Channel !solation is a measure of the level of crosstalk between
channels. It is measured by producing a full·scale 8 MH t signal
output for one channel and measurinc the leakage into the other
channel.
Sp uri ou.-Frcc Dyaamlc Ranrc

The difference, in dB, between the rmo amplitude of the output
signal and the peak spurious signal over the specified bandwidth.
Total Harmonic Distortion
THO is the ratio of the sum of the rms volue of the first sit
harmonic components to the rms value of the measured output
signal. It is upr<md as a percentage or in decibels (dB ).
Slrcol-to-Nolle acd Dlllortlon (S/N +D, SINA D) Rotlo
SIN+D is the ratio oftbe rms value of the measured output
signol to the rms aum of all other apectral components below the
Nyquist frequency, including harmonics but excluding de. Th<
value for SIN+D is expressed in decibels.
Effective Number of Bill (l!NOB)
For a sine wn<, SIN AD can be upressed in terms of the num·
ber of bits. Usin& the following formula ,
N =(SINAD- 1.76)/6.02

it is possible to get a mcuurc of performance uprtssed u N,
the effective number of bits.

Thus, effective number of bits for a device for sine wave inputs
at a given input frequency can be calculated directly from its
meuured SIN AD.
raubaod
Frequency band in which any input applied therein passu
unattenuated to the DAC output.
Stopbnd Rt)tctlon
The amount of attcnuation of a frequency outside the paubond
applied to the DAC, relative to a full-scale aignal applied at the
DAC input within the passband.
Group Delay
Number of input clocks between an impuhe applied at the
device input and peak DAC output current.
lmpuhe Rupoau
Response of the device to an impulse applied to the input.

Glltcb Impulse
Asymmetrical switching limes in a DAC give rise to undesired
output transients that art quantified by a glitch impuls<. It is
opecificd the net area of the glitch in pV-s.
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AD9761
Typical AC Characterization Curves@ +5 VSupplies
=

(AVDD +5 V, DVDD = +5 V. 50 .a Doubly Terminated Load, TA
performance shown)

=+2S•c, feLDeK =40 MSPS, unless otherwisenoted, worst of I or Qoutput

•

Mor--------,--------,

•
I

_,•

.......

-tOO

l
I
II I
ITAAT.OHI

It

DlfFOGIFI

.STOP.AOMHt

Figure 4. Single-Tone SFDR IDC to
2 (DATA- fa.ocx • 2 fDArAJ

1.0

4..0
1.0
foUT - Mtb

•••.L---------:•.<:-.--------:,-:• .•

1.0

fOUJ-MHa

Figure 5. SINAD (ENOBs) vs. four IDC
to fOArAilJ

Figure 6. SFDR vs. four IDC to fOAr..llJ

-

.. ...... ..........
••r--1···· ,.....;.. ~ "
...
/ I~J.~ ,J..•••
'...• v
v
v........-J.
•
..
......,.'i""
:/
i \

/

stNA.D02CIIMIPI

'•-so

10.0
fotn-MHt

Figure 7. •out-of-Band • SFDR vs. four
lfDAr..ll to 3/2 foAr..J

/

-21

-20 - t 5 -10
AouT -dafl

....

...

Figure 8. SINAD vs. Aovr (DC to
fOAr!l2. Differential Out put/

•
•

IFDRO_,IP~~-:::---

•I-- .~•••'......

I

..
•

..
I

•

•
'-so

'.L.

""" ~
v

-U

~

I I
lL"11
~
•• J..l••
aiMADeJOMIPI

"'"j"•'j"'"

.........,.

-20

~

T

lf011t0 10Miftl

/

,

P'

_,.

- 10

_,

Figure 9. SINAD vs. A our IDC to
foArll2, Single-Ended Output)

-u~--,_-+-+----r---;

...

~-ul---+-1--1----+---;

l-75r---+--+-t---11-----i
...~--t--r,_---t---;

-105 '-:I:::TA:-:RT::::c:OIII:::----'----;:~TO::P:-;
: :::M:;;:H~•

1

I0 UT - MH1

Figure 10. SINAD!SFDR vs. loUTfs
!DC to fDAr..ll. Differential Output/

Figure 11. SINAD/SFDR vs. IOUTfs
(DC to fOAr..ll. Single-Ended Output)
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Figure 12. Widsband Spread ·
Spectrum Spectral Plot (DC to fOAr..J
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A09761
Typical AC Characterization Curves @ +3 VSupplies
!AVDD=+3 V, DVDD=+3 V, 50 0 Doubly Terminated Load, T, =+25'C, 11,111 =10 MSPS, unless otherwise noted, worst ol I or Qoutput
performance shown)
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0
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0
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Otf.J...

.

....

1. . . .

.:::.

II

..

STAJt.T: OHz

•

t.S

u

u

"

...,

-

SIEOdlfS

•I- .......] ••

0

l l,.•.J.. j
.. M\L
f

tU

~

'

f0UT-MH&

Figure 13. Single· Tone SFDR (DC to
2 (OAT... fctDCK • 2 foATA)

Figure 14. SINAD IEN08sl vs. four
(DC to fo•r,./21

..
,...
,.

__l
110ft 0

10

rOUT-MH2

Figure 16. •out-of-Band" SFDR vs.
four lfOAr..l2 to 3/2foATAI
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Figure 19. SINADISFDR vs. l ouTFs !DC
to fDAr,./2, Differential Output)
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v ~MA}040liPS

..

..

1.0
u
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U'OA 0 40MSPI
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Figure 18. SINAD vs. Acur!DC to
foAr.!2, Single-Ended Output )

Figure 17. SINAD vs. Aour (DC to
foAr.l2. Differential Output)
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Figure 15. SFDR vs. four (DC to fom/21
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Figure 20. SINAD/SFDR vs. louTFs
(DC to fDAr,./2, Single-Ended Output)

Figure 21. Narrowband SpreadSpectrum Spectral Plot !DC to fDArAl
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AD9761
fUNCTIONAL DESCRIPTION
Figure 22 shows a simplified block diagram of the AD976 1. The
AD9761 is a complete dual channel, high speed, I O-bit CMOS
DAC capoble of operating up to a 40 MHz clock rote. It has
beco optimized for the transmit section ofwidcband communication systems employing I and Q modulation schemes.l!xcellent matching chanmristics between channels reduces the need
for any ex1crnal calibration circuitry. Dual matchina 2x interpolation filte r> included in the I and Q data path simplify any post,
bandlimitinslihcr requirements. The AD9761 interfaces wilh a
single l O-bit digital input bus that supports interlraved I ond Q
input data.

lOUTA

.....,.

IOIITB

om:O
,.......
0'-CDATA
IHPUB
(1011TW)

111110

·-·
C-1

a..•

QOOTA

aou-ta

Figure 22. Dus/ DAC Functions/ Block Diagram

Referring to Figure 22, the A09761 consisu of an analog section and 1 di&ittl sccuoo. The ana loa secuoo includes macchcd
I and Q I O-bit DACs, a 1.20 V bandgap voltage reference and a
reference control amplifier. The digital section includes: two 2x
interpolation filters; tcgment decoding logic; and some additional digital input interface circuitry. The onaloa and digital
sectious of tbe AD976 1 have separate power supply inputs (i.e.,
AVDD and DVDD) that con operate over 1 2.7V to 5.5 V
range.

Each DAC consists of a large PMOS current source array capable of providing up to I 0 mA of full-scale current, louTFS·
Eoch array is divided into 15 equal curreuts thot make up the

Y

four most significant bits (MSBo). The neat fou r bils or middle
bits consist of 15 equal current sourcea whose value oro l/16tb
of an M SB current source. The remaining LSBs arc binary
weighted fractious of the middle-bits current oources. All of
theae current sourtes ore switched to one or the other of two
output uodes (i.e., lOUT A or IOUTB) vio PMOS diffcrentiol
current switchu.
The full-scole output current, loUTrso of uch DAC is regulated
from the same vohage rdere.nce and control amplifier, thus
ensurina exce11ent gtiD matehinsaod drirt chuuteriuics be·
tween DACs. louTPs can be set from I mA to 10 rnA via an
external resistor, RsaT· The ntcrnal ruistor In combination
with both the rdtrcocc control amplifier and voltage rdercnce 1
VKliFro 1 scu the reference current, IRBPt which is mirrored over
to the segmented current sources with the proper scaling factor.
Iourn i1 cnctly sixteen times the Yllue of llu·
The I aud Q DACs are simultaneously updated on the rising
edge of CLOCK with digital data from their respective 2x digital interpolation fih.en. The 2x interpolation filtus essentially
multiplies 1hc inpu t data ute of each DAC by a factor of two,
relotive to its originol input dota rate while simultaneously reducing the maanitude of firot image usoci11ed with the DAC's
origiuolinput data rate. Since the AD9761 supports a single
IO-bit digitol buo with interleoved land Q input data, the originol I and Q input data rate before interpoll!ion is one-half the
CLOCK rate. After Interpolation, the data rate into each I and
Q DAC becomes equal to the CLOCK rate.
The benefi11 of on interpolotioo filter are clearly oeen in Figur<
23, which shows on enmple of the frequency and time domain
rtprcscnution of a discrete time ainc wan siana) before and
after it is applied to 1 digital interpolation filter. lm•1•• of the
sine wave signaloppur around multiples of the DAC's input
data rate as predicted by the sampling theory. These undesirable
images will also appear at the output of • rccoustructioo DAC,
although modified by the DAC's sin(a)/(1) ruponoe. In many
band limited applicotiont, these images must be suppreued by
an too log filter following the DAC. The complexity of this analog filter is typically de term ined by the proximity of the desired
fundamental to tbe lint im1ge and the required amount of im•lc nppreuion.

=> 'h~r-~, => C?

~

fww:.c

I

Figure 23. Time and Frequency Domain Example of Digital Interpolation Filter
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Referring to Figure 23, the ~o~.ne:wn first image associated with the
DAC's higher data rate ajllr interpolation is upushcd'' out fnrthtr relative to the inpu t signa). The "old" first image auociatcd
with the lower DAC data rate before interpolation is supprtsstd

by the digital filter. As a mult, the transition band for the ana·
log reconstruction filter is increased thus reducing the complexity of tht analog filter.

Note, the full-scale value ofVIOUTA and VIOUTa should not
n:cecd the specified output com pliance n ngc to maintain specified distortion and linearity performance.

The differential voltage, VmiFP• appearing across lOUT A and
IOUTB is:
(7)

Tht digital interpolation filters for I and Q paths are identical
43 tap balfband symmttric FIR filters . Each filttr receives de·
inr.rleaved I or Q data from the digital input interface. The
input CLOCK signal is internally divided by two to generate the
filter clock. The filttrs are implemented with two p:uallel paths
running at the filter clock rate. The output from uch path is
selected on opposite phases of the filter clock, thus producing
interpolated filtered output data at the inpu t clock rate. The
frequency response and impulse response of these filters arc

Substituting the values oflLOuTAJ ltoUTB• and IJlef'i VIDtFF can be
expressed as;
VIDIPF ={(2 DAC CODE - 1023)/1024)) x
(8)
(16 RwAoiRssr) x VRBno
These last two equations highlight some of the advantages of
opera ting the AD976 1 differen tially. First, differential operation
will help cancel common-mode error sources auociattd with
I1ourA and 110uTs such as noise and distortion. Second, the

differential code dependent current and subsequent voltage,

shown in Figures 2a and 2b. T able !lists the idealized filter

V101 pp, is twice the value of the single-ended voltage output (i.e.,
VIOUTA or VJoun) thus providing twice the signal power to the
load.

coefficients that corres pond to the filter's impulse response.

The digital section of the AD9761 also includes an input interface section designed to support interleaved I and Q input data
from a single I O-bit bus. This section de-interleaves the I and Q
input data while ensuring iu pro per pairing fo r th e 2x interpolation fihm. A SLEEP/RESET input serves a dual function by

REFERENC E OPERATION

providing a reset function for this section as well as providing

power down fun ctionality. Refer to the DIGITAL INPUT AND
INTERFACE CONSIDERATIONS and SLEEP/RESET
sections for a more detailed discuuion.
DAC TRANSFER FUNCTION
Each I and Q DAC provides complementary curren t output
pins: IOUT(AIB) and QOUT(AIB) respectively. Note, QOUTA
and QOUTB operate identically to lOUT A and IOUTB.
lOUT A will provide a near full-scale current output, Iouns,
when all bits are high (i.e., DAC CODE = 1023) whilelOUTB,

The AD976 1 contains an internal1.20 V bandgap reference
which cao be easily di&abled and overridden by an external
reference. REFlO scrvu as either an input or outpur depending
on whether th e internal or an external reference is selected. If
REFLO is tied to ACOM as sho wn in Figure 24, the internal
reference is acti vated and REFIO provides 1 1.20 V output. In
th is case, the internal reference must be filtered externally with 11
ceramic chip capacitor ofO. l )IF or greater from REFIO to
REFLO. Also, REFIO should be buffered with an external
amplifier having a low input bias current (i.e., <I I!A) if any
additional loading is required.

the complementary output, provides no curren t. The current

output of lOUT A and IOUTB art a fun ction of both the input
code and louns and can be expressed n:
l wurA

= (DA C CODE/ I 024) x fourFS

(I)

hours= (1023 · DAC CODE)/1024 x loum
(2)
where:
DA C CODE = 0 to 1023 (i.e., Decimal Representation).

As previous ly mentioned, louu s is a function of the reference
current, l uF 1 which is nominall y set by a reference, VaEFIOt and
external resistor, Rsn · [t Clil n be ex pressed as:

Figure 24. Internal Reference Configuration

xi,,,

(3)

IHBF = v.moiRsEl'

(4)

louTPs= 16

where:

The two current outputs will typically drive a resistive load
dirtctly or via a transformer. If de coupling is required, lOUT A
and IOUTB should be directly connected to matc hing resistive
loads, RwAD• which art tied to analog common, ACOM. Note,
RLoAn represents the equivalent load resistance seen by 10 UTA
or IOUTB . The single-ended voltage output appearing at lOUT A
and !OUTB pins is simply:
VIOUTA

= ftourA

RLOAU

(5)

V1our. =!,ours x Rw Ao

(6)

X

REV. A

Author: Chong Pay Peng, Clarice (

The internal reference tan olso be disabled by connecting REFLO
to AVDD. In this case, an external reference may then be •P·
plied to REFIO as shown in Figure 25. The external reference
may provide either a fixed reference voltage to enhance accuracy
and drift performance or a varying reference voltage for gain
control. Note that the 0.1 )IF compenution capocitor is not
required since the internal reference is disabled and the high
input impedance (i.e., I MCl) of REFIO minimizes ony loading
of the exte rnal reference.
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Depending on the requiremenu of the application, lauP can be
adjusted by varying either Rssn or in the urernal reference
mode, by varyiog the RBPIO voltage. lur cao be varied for a
fired Rsn by disablins the internal reference and varying the
voltage of REPIO overits compliance rang< of 1.25 V to 0.10 V.
REPIO con be drivtn by a single-supply amplifier or OAC thus
allowiog lur to be varied for a fired RsaT· Since the Input im·
pedance ofREFIO is approrimately I Mil, a simple, low cost
R-2R ladder DAC configured in the voltage mode topolou may
be used to eontrol the gain. This circuit is shown in Figure 26
using the AD7524 and an external l .2 V rtfertnce, the AD 1580.

Figure 25. External Reference Configuration

REFERENCI! CONTRO L AMPLIFIER
The AD9761 also contains an internal conttolam plifier which is
used to aimultaneously regulatt both DAC's full-scale output
current, louns- Since the I and Q IouTH are derived from the
same volnac reference and control circuitry, uccllent aain
matching is en au red. The control amplifier is configured u a
V-1 converter 11 shown in Figure 25 such that iu current out·
put, IREF1 is determined by the ratio of the Vas.Fro sod ao nter~
nal rcsiuor, Rser, as stated in Equation (4). 108, is co pied over
to the segmented current sourcn with the proper scaling factor
to stt louTPs 11 stated in Equation (J).
The control amplifier allows a wide (10:1) adjustment span of
louTFs over a I mA to 10 mA range by settinglaep between
62.5 JlA and 625 JIA. The wide ad justment span of founs provides several app lic11ion bcnefiu. The first benefit relates directly to the power dissipation ofthe AD9761's anolo& aupply,
AVDD, which is proportional to louTFs (rtfer to the POWER
DISSIPATION section). The second benefit relatu to the
20 dB adjul!ment span which may be useful for syuem gaon
control purposes.
Optimum noise and dynamic performance for tbe AD9761 is
obtained with a 0.1 J1f external capacitor inmlled between
COM P2 and AVDD . The bandwidth of the refertnce control
amplifier is limited to approximattly 5kHz with a 0.1 ~F ca·
pacitor installed. Since the - J dB bandwidth corru ponds to the
dominant pole and hence its dominant time constant, the set·
tling tim< of th< control omplifier to a sttpped refertnce ioput
ruponse can be easily determined. Note, the output of the
control amplifier, COMP2, is internally compensated via a
50 pF capacitor thus ensurina its stability if no external ctpaci·
tor is added.

ANALOG OUTPUTS
As previously llated, both the I and Q DACs produce two
complem<ntary current outputs which may be configured for
singl<-end or differential operation. 11ouTA and looun can be
converted into complementuy singlc·ended voha&e outpuu,
V JoUTA and VsoUTI• via a load resistor~ RLOAD• u ducribed in
the DAC TRANSFER SECTION by Equations 5 throuah 8.
The differential voltaae, V101,,, nistina between Vooun and
V10uy 1 can 1lso be co averted to a single·codcd vohaac via a
transformer or differential amplifier confi1untion.
Figure 27 shows an <quivalcnt circuit of the AD9761 's I (or Q)
DAC output. It conaists of a parallel array of PMOS current
sources in which each current source is switched to either
lOUT A or IOUTB via a differential PMOS switch. As a result,
the equivalent output impcdanc< oflOUTA and IOUTB rt ·
mains qu ite hiah (i.e., >I 00 kll and 5 pF).

Figure 27. Equivalent Circuit of the AD9761 DAC Output

fOUTA and IOUTB have 1 ncgativ< and positiv< voltaae compliance range which must be adhered to achieve optimum ptrformaoce . The DC:Ittive output compliance nnae of - I Vis set
by tht brtakdown limits oft.he CMOS procc11. Operation beyood this muimum limit may mult in a breakdown of the
output stage.
AVOO

Figure 26. Single-Supply Gain Control Circuit
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while da ta is repeatedly writing tO the AD97 61, the dota will be
written into the selected filter regiller at half the input data rate
since the datt is always usumed to be in terleaved .

The positive output compliance range is slightly dependent on
the full-scale output current, louTF<· lt degrades slightly from
its nominal 1.25 V for an louTFS = 10 rnA to 1.00 V for an
louns = 2 rnA. Applications requiring the AD9761 's output
(i.e., VouTA and/or V0 uro) to extend to iu output compliance
range should si.e R,0 , 0 accordingly. Operation beyond this
compli1nce range wiJI adveue1y affect the AD976I 's linearity
performance and subsequently degrade its distortion perfor·
m a nee. Note, the op t im urn distor tion performance o[ the
t\09761 is obtai ned by restri cting iu ou tput(s) as seen at

IOUT(A/8) and QOUT(A/0) to within ±0.5 V.
DIGITAL INPUTS AND INTERLEAVED INTERFACE
CONSIDERATIONS
The AD9761 digital interfaco consists of 10 data in put pins, a
clock input p in. and three con trol pins. It is de signed to tuppnn
a clock rate up to 40 MSPS. The IO·bit parallel data· inputs
follow stan dud positive binilry coding, where D 89 is the moat
significant bit (MSB) and DBO is the least significant bit (LSD).
lOUT A (or QOUTA) produces a full-seale output current when
all data bit• are at Lo&ie I. IOUTB (or QOUTR) produeu a
complementary output, with the fu ll-seale current split between
th.e two outputs as a function of th e input code.

Tbe atate machine eon troll the generation of the divided clock
and hence pairing of I and Q data inputs. After the AD9761 is
met, the mte machine keepa track of the poired I and Q dota.
The state transition diagram is ahown in figure 29, in which all
the nares are defined. A ttansition In state o<euu upon the
ris ing edge of CLOCK and is a function of the current state n
well as status of SELECT, WRITE and SLEEP. The stue ma·
chine is retet on the firu rising CLOCK edge while RBSBT
remains high. Upon RI!SET returning low, a state transition will
occur on the first rising edge of CLOCK. The mon recent I and Q
data um ples arc transferred to the correct interpolation filter
only upon enterinJ State FILTER DATA.
Note , It lo ponlble to enaure proper pairlnJ oC l a nd Q
data inpuu wlrhnur ln ulng RBSET biJh. Thll may be
accomplished by writing two or more auccenlve Q data
Inputs followed by a dock. hs thia cue, the ttate machl.ne
will advance to either rhe RBSI!T or FILTI!R DATA ata te.
The store machine wlU advance to the ON I!· I &tate upon
wrltln&I dato followed by a clock.

I•WIUTI! &Rl£CTFOLLOW£D IY ACL.OCK

Q•WRnfA~POiJ.OW£D*YACLOCK

H •CLOCKONLY,NOWftfTE

Figure 29. Scat8 Transition Diagram of AD9761 Digital
lnt8rl8C8

Figure 28. Block Diagram of Digital Interface

The AD976 1 interfaces with a single I O-bit digital in put hu•
thar supports interleaved I and Q input data. Figure 28 show• a
simplified block diagram of the digitAl interface circuitry consist·
ina of two banks of edge triggered regl!lers, two multiplexer!,
and a state machine. Interleaved l and Q input data is pruented
at the DATA input bus, whore it is then latched into the se·
lected I or Q input regist<r on the rising edge of the WRITE
input. Tbe output oftheso input registers is tronsferted in pairs
to thri r rupective interpolator filttrs' register after each Q write
on the ri•ing odgo of the CLOCK inpu t (refer to Timing Dia·
gram in Figure 2). A state mac hine ensures the proper pairing of
I and Q input dua to the in terpolation fil ter's inpun.
Tbe SELECT signal at the time of the rising edge of the WRITE
signal determines which input register latcheo the In put data. If
SELE CT is high atound the rising edgo of WRITE the data is
luched into the I register of the AD9761. If SELECT is low
around the risina edge of the WRITE, the data is latched into
the Q regi!tcr of the AD976 1. If SELECT ia hpt in one otarc
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An example helps illustrate th e digital timing and control r<·
quiremcnu to ensure proper poirinr of I and Q data. In this
exomple, the AD9761 is assumed to interface with a host pro·
eessor on a dedicated data bu! and she state machine is reset by
amrtinga Logie Level " !" to the RESET/SLEEP inpu t for a
duution of onc clock cycle. In the timing diagram sho wn in
Figure 30, WRITE and CLOCK m tied to&ether while SELECT
is updated at the ume instance u DATA. Sincc SELECT is
hi&h upo n RESET returning low, I data is latched Into the I
input resister on tbc first tisinr WRITB. On the n<lt rising
WRITE edge, the Q data is Imbed into iu input rcginer and
the outpu ts of both input regiueu are latched into their relpective I aod Q filter reginen. The aequcnce of evcnu is reput<d
on the next rising WRIT!! edge with the new I data being
latched into the I input rcristcr.
The digital inputs are CMOS com patible with logic th reshold<,
VTHKBSHOlO set to approximmly half the digital poaitive supply
(OVDD) or V,.H.ESHOLV = DVDD/2 (±20%).
The internal digital circuitry of the AD9761 is capable of oper·
atlng over a digital supply range of 2.7 V to 5.5 V. Aa a m uh,
the digital input! can also accom modate TTL levels when DVDD
is set to accommodate the maximum high level vohoge, VoHtMAXl•
of the TTL driven. A DVDD of 3 V to 3.3 V will typically
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POWER DISSIPATION
The power dissipation of tht AD9761 is dtpendent on several
factors which include: (I) AVDD and DVDD, th< power supply
voltages; (2) louns. the full·scale current output; (3) fc~oCK• the
update rate; (4) and tbe reconmucted digital input waveform.
The power dissipation is diroctly proportional to the anolog
supply current, I,von. and the digital supply current,lovon·
IAvno is directly proportional to louTFs u shown in Figure 32
and Is insensitive to fcLOCK·

en•u re proper compatibility of most TTL logi< families. Figure
31 •bows the equivalent digital input drouit for the data, sleep
and clock inputs.
RESET
DATA

&ELECT

"

CLOCI<JWIUTE ~

"

FigurP. 30. Timing Diagram

. .~rn
q

/

20

1Q

INPUT -

v

/

v

..,.,,_....

0,

Figure 37. Equiwtlent Digital Input

Since the AD9761 is capable of being updated up to 40 MSPS,
the quolity of the clock ond dAta input sign• I• ore importont in
achieving the optimum performance. The drivers of the digital
data interface circuitry should be specified to meet the minimum setup and hold-times of the AD9761 as well as ill required minimox input logic level thruhold!. The external clock
driver circuitry should provide the AIJ9761 with a low jitrer
clock input meeting the minimax logic levels while providing
fast edges. Fm clock edges will help minimize any jitter that can
manifest itself as phne noise on a recoouructcd waveform.

v

v

/

I

I

10

Figure 32. IAvoo vs . loUTFs

Convem ly, lovno is dependent on both the digital input wove·
form, fcLOCK• and digital supply DVDD. Figures 33 ond 34 ahow
lovoo u 1 fu nction of a full-scole 1ine wove output retio's (fo uTi
fcLOcK) for various update ntc with DVDD = 5 V ond OVDD =
3 V respectively.

Digira l 1ignal path! •hould be kept •h ort, and run length!
muched to avoid propagation delay mismatch. The insertion of
a low value resiunr network {i.e., 20 n to I00 Q) between the
AD9761 digital inputs and driver outputs ma y be helpful in
reducing any overshooting and ringing at the: djgita l inputs,
which contributes to dua feedthrough. Operating the A09761
with reduced logic swing• and a corresponding digital supply
(OVDD) will also reduce data feedthrough.

0

..

~

0

1I ..

20MIPI

8

.1-''

RF.SF.TISLEEP MODE OPERATION
The RESET/SLEEP input can be used cith cr to power-dow n
the AD9761 orreset its internal digital interface logic. If the
RESET/ SLEEP input is asserted for greater than one clock
cycle but undcr four clock cycles by applying a logic level "1."
the internal state machine will bt reset. If the RESET/SLEEP
input is ancrted for four clock cycles or longer, the powtr-down
fun ction of the AD976 1 will be initiated. The power-down
func tion turn! off the output cumnt and reduces the supply
current to less than 9 mA over the specified supply range of
2.7 V to 5.5 V and temperature rang<.

..

tO MIN

10

S MIPI

0

2.fMIP8

....

.L
0.1

0.15

0.1

M.110 - 'outt'fa.l(

Figure 33. lovoo vs. Ratio (jjl DVDD ~ 5 V

The power-up and power-dow n charamrlnits oftbe AD976 1 is
dependent upon the value of the compensation capacitor con·
nected to COMPI and COMP3. With a nominal value ofO.liJI',
the AD9761 takes leu than 5 ~·to power down ond approximately 3.25 ms to power back up.
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Figure 35. DifferMt/8/ Output Using 8 Trsnsformor

The center-tap on the primary 1ide of the transformer must be

I

SMIP'.

0.1
RATID -

0.15

connected to ACOM to provide the necessary de current path
for borh louT• and louTB· The complemenury voltages appearing at lOUT A and IOUTB (i.e., Voun and VouTB) owing sym·
metrically around ACOM ond should be maintained with the
tpeeified output compliance range of the AD9761. A differential
resiuor 1 RDIFF, may be inserted in applications in which the
output of the tr1nsformer iJ connected to the load, RLoAo• via a
passive rcconmuction filter or Coble req uiring double term ina·
tion. RorFF is determined by tht: t.ranaformer's impedanct: ratio
and provides the proptr source ttrminarion which results in a
low VSWR. Note that opproximately halftbe sign1l power will
be dissipated across RorFF·

0.2

foutlfcut

Figure 34. lovoo vs. Ratio @ DVDD = 3 V

APPLYING THE AD9761
OUTPUT
T~e

CON~IGURATJONS

foll owing aectiono illumm som e typictl output configura·

tions for rhe AD976L Unless. otherwise noted, it is auumed
that louTFS is set to a nominal J0 mA. For applications requir-

ing the optimum dynamic performance, a differential output
configuration io ouggwed. A differential output configuration
may consist of tither an RF transformer or w di(ft:rential op amp

Dlfi'ERENTIAL USING AN OP AMP
An op amp can also be used to perform J differential to sinale-

confipration. The transformer configuration pro vide~ the opti·
mum bigh frequency performaoce and is recommended for any
application allowing for ac coupling. The differential op amp
configuurion is

~uiuble

fo r applicuion.s requning de coupling, a

bipolar output, signal aain, and/or level shifung.
A singh:·endcd uut;>UI is suitable fur applications requiring a

unipolar voltage output. A posiuve unipolar output voltage will
result If 10 UTA and/or JOUTB is connected to an appropri·
ately sized load resistor, RLOAD• re ferred to ACOM . This
configuration may be more: ! uitah le for a single-supply system
requ iring 1 de coupled, a:round r~f~rrcd output vo ltage. Alternatively, an amplifier could be configured as 1n 1-V converter rhu1
converting louTA or lo uru into a negative unipolar vo ltage. This

ended conversion as shown In Figure 36. The AD9761 is config·
ured with rwo equal load reaillon, RLOAD• of 50 0. The dlfferentiol
voltage developed acrnu!OUTA 1nd lOUTB;, convened to a
single-ended signal vi1 the differentiol op amp configuration. An
optional capacitor can be inmlled ocron lOUT A and IOUTB
form ing a real pole in a low-pa" filter. The addition of thi•
capacitor also enhancer. the op amp t distortion performance by
preventing the DACs high slewing output from overloading the
op amp's input.

configuration provide• the ben de linearity •ince lOUT A or
IOUTB ia maintained at a virtual ground.
DIFFERENTIAL ~OUPLING USING A TRANSFORMER

An RF ttansfnrm<r can be used to p<rform a differential-to·
single-ended oignal conversion as shown in Figure 35. A differentially coupled transformer output provide• the optimum distortion
performance for output signals whose spectral content lie.s within

Figure 36. DC Differential Coupling Using an Op Amp

the transformers passband. An RF transformer such as the Mini
Circuits Tl · l T provides excellent rejection of common-mode

The common~mode rejection of this configuration is typically

distortion (i.e., even· order harmonic•) and noise over a wide
frequency range. It also provide! electrical isolation and the
ability to deliver twice the power to the load. Transformers with
different impedance ratios may also be used for impedance

dmrmlned by the resistor matching. In this circuit, the differen·
tial op amp circuit using t~e AD8042 ia configured to provide
some additional signal gain. The op amp must operate from a
dual supply since its output isopproximarely 11.0 V. A high.
speed amplifier capable of preserving the differential perform ance
of the AD9761 while meeting other system level objective< (i.e.,
cost, power) should be selected. The op amps differential gain, ill
gain setting resistor values, and full-seale output swing capabilities should Ill be eonoidered when optimizing this circuit.

matching purposes. Note that the transformer provides ac cou-

pling only.
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The differential circuit shown in Figure 37 provides the necessary level-shifting required in a single supply system. In this
case, AVDD, which is the positive analo& supply for both the
AD9761 and the op amp is al&o uaed to level-&hift the differential output of the A09761 to midsupply {i.e., AVDD/2).

AVOO

ooon•

QUADRATU RE
UPCONV!ttT£R

lOGO"
VIM•

A DII761

...n·

f----<
.soon•

.....

lOIIIA
lOUTI ) - -

..n-

.,n-

•oHMTtiC TO WC·t iOl-50000
..OtWTEK TO MC.ttol-10000

Figure 39. Differential, DC Coupled Output Configuration
wirh Level-Shifting
Figure 37. Sing/e-Supptv DC Differential Coupled
Circuit

SINGLE-ENDED UNBUFFERED VOLTAGE OUTPUT
Figure 38 ahows the AD9761 configured to provide a unipolar
output range of approximately 0 V to +0.5 V since the nominal
full -scale curr~ntJ IouTFSJ of I0 mA flows through an 'R LOAD or
son. In the case of a doubly terminated low-pan filter, RLOAO
represent! the equivalent load mistance seen by lOUT A or
lOUTH. The unu•ed output (lO UT A ur IOUTII) can be connected to ACOM direc tly or via a matching RwAD· Different
values of louu.'i and K L<lAD can be srlectcd as long u the poaitivc compliance range is adhered to.
AD9761
Yout•

lOUTA

tNTOO.IV

..o

lOUTB
100

Figure 38. o v ro +0.5 V Unbuffered Voltage Output

DIFFERENTIAL, DC COUPLED OUTPUT
CONFIGURATIO N WITH LEVEL SHIFTING
Some app l ication~ may require the AD9761 diJfe:rcntial outpuu
to interface to a sin11l< supply quadrature upconvertcr. AlthOUIIh
molt of these devices provide differential input1, its commonmode voltage range does not typically txtend to ground. As a
result, the ground-referenced output signals shown in Figure 38
must be level shifted to within the specified common-mode
ra nge of the single-•upply quadrature upconverter. Figur< 39
shows the addition of a rcsiuor pull-up network which proV"ides
the level shifting function. The usc of matched resi$1or networks
will mainnin maximum gain matching and minimum offs~r
performance between the 1 and Q channels. Note, the resistor
pull-up net work will introduce approximately 6 dB of 5ign:al
attenuation.

POW6R AND GROUNDING CONSIDERATIONS
In systems seeking to •imultaneously achieve high speed and
h1gh performance, the implementation and construction of the
printed circuit board design is often 11 important as the cJrcuit
deslan. Proper RP techniq ues must be used in device selection;
placement and routing; and supply bypauing and grounding.
The evaluation board for the AD976 1, which uoes a four-layer
PC board, serves u a 1ood uamp1t for the above mention~d
considerations. The evaluation boord provides an illuatration of
the recommended printed circuit board grou nd, power and
siRnal plane layout.
Proper grounding and decoupling should be 1 primary objecrive
in any high speed, high r..olution system . The AD97 61 features
separate analog and digital supply and ground pins to optimize
the management of onololland digital ground cum nn ln a system.
In generol, AVDD 1 the analog •upply, &hould be decoupled to
ACOM, the analog common, as close to the chip u physically
ponible. Similorly, DVDD, the digital supply should be decoupled
" closely" physicall y" pouible tu DCOM.
For those applications requiring o single +5 V or +3 V supply
fo r both the analog aod digital supply, a dun analog supply
may be generated using the circuit shown in Fiaure 40. The
circuit coosisu of a differential LC filter with separate power
Jupply and return Jlnec. Lower noise can b~ attaiotd using low
ESR type electrolytic and untalum capacitors.

Figure 40. Differential LC Filt8r for Single +5 V or +3 V
App/icstions
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A common and traditional implementation of a QAM modula·
tor ilshown in Figure 41. The modulation is performed In the
analog domain in which two DACe are used to aeneute the
baseband I and Q component&, rcspecrively. Each component is
then typically applied to a Nyquist filter before heine applied to
a quadrature mixer. The motehina Nyquist filt<rs shapes and
limits cath componcnes i pcctnl envelope while minimizin1
intersymbol interference. The DACIa typically updated at the
QAM aymbol rate or possibly a multiple of It if an interpol1tin1
filter precedes the DAC . The use nf an int<rpolating filter typi·
cally euu the implemenm ion and compi<Jity of the analog
filter which CID be a significan t contributor to mismatches io
gain and phue between the two bueband channels. A qu1d11·
rure mlnr modulotes the I and Q componcnta with in·phue
and quadrature pbue carrier frequency and then sums tbe two
outputa to provide the QAM signal.

Mainuininalow noise on power supplies and ground i1 critical
to obtaining opcim urn resulu from the AD9761. If properly
implemenced, ground pl1nes can perform • host of functions on
high speed circuit boards: bypauing, shitldlog, current mns·
port, etc. In mixed signal design, the analog and digital portions
of the board should be diotinct from uch other, with the aa1log
ground plane confined to the areas covering the ana loa sianal
tnces and the digital ground plane confined to areu eovcring
the disital interconnects.

All anolog ground pins of the DAC, reference ond other an1log
componeau should be tied dire<tly to the onaloc ground plane.
The two around planes should be connected by 1 path 118 to 114
incb wide underneath, or within 112 inch of the DAC to main·
11in optimum performance. Care should be taken to ensure that
the ground plane is uninterrupted over cruciallisnal paths. On
the digital oide, this includes the digital input lines ru9nins to
the DAC •• well u any clock signals. On the onalog side, this
Includes the DAC output sigool, reference signal and the supply

...

reeders.

The usc of wide runs or ploncs in the routing of power lines is
also recommended. This serve• the duo I role of providing 1 low
series impedance power supply to the part, as well " providing
some Mfr u" capacitive decoup1ina lo the appropri11e ground
plane. I! is mentlal that care be liken in the layout of signal and
power ground interconnects to avoid inducing extraneous voltdrops In the lignalground patha. Ita is recommended that
all connections be abort, direct and u physocally close to the
paeh ge u possible, in order to minimize the aharing of conduc·
tion paths between different currents. When run&u ctcd an i.nc:h
io length, atrip lice techniques with proper termination reaistor
should bc considered. The neccnity and Vllue of this reaistor
will be dependent upon the logic family used.

OR

AIIC

•&•

For a more detailed discussion of the implementation and con·
muction of biah speed, mixed signal printed circuit boards,
refer to An1lor Devices' applicotion notes AN·280 1nd AN· 333.

APPLICATIONS
Ualar the AD9761 Cor QAM Modul1tlon
QAM ia one of the most widely used dlaitol modulation schcmea
in dighal commun i~tinn •ystcms. This modulation technique
can be found in both FDM as well as spread spectrum (i.e.,
COMA) based systems. A QAM signal is a carrier frcquency
tbot ia moduloted both in amplitude (i.e., AM modulation) and
ia pbuc (i.e., PM modulation). It can be generated by indepen·
dently modulatiag two corriers of identic1l frequency but with a
90' phase different<. This results in an in·phue (I) cmier com ·
ponent and a quadrature (Q) cmier componen t at • 90' phue
shift with respect to the I component. The I and Q components
arc then summed to provide a QAM signol at the •pecified car·
rier frequency.
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Figure 41.

NYQUIIT

QUADfU.TUitl!

I'LTIItl

MODULATOft

Typic~/ Analog QAM Archltocturo

EVALUATION BOARD
The AD 976l·EB is an evaluation board fo r the AD9761 dual
IO·bit, 40 MSPS DAC. Careful attention to l1yout and circuit
dulen alone with prototypine area, allowa thc uaer to easily and
effectively evaluate the AD9761. This board allowst.he user the
nexibility to opcntc each ol the AD9761 DACa in a aingle·
ended or differential output configuration. Bach of the DACs'
sioglc·ended outpuu are terminated in a SOn resistor. Evaluation
usinaa trantformcr coupled output c•n be 1ccompliahed simply
by lnstolllng 1 Minlcircutt transformer (i.e., Model T2· 1T) Into
the available socket.
Tbe digital inputs are designed to be driven directly !rom Ylri·
out word a:eocraton with the onboard option to add a resistor
network for proper load tcrmioation. Sepante SOn terminated
SMA connectors are al&o provided for the CLOCK, WRIT I!
and SELECT inpuu . Provision• arc also made to operate the
AD9761 with either the intcmol or an <Jtrrool reference as well
as to exercise lhc power-down feature.
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Figure 42b. Evaluation 8o11rd Schematic
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AD9761

Figure 43. Silkscr,en L•ysr-Top
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OUTLINE DIMBNSIONS
Dim colion~• bow n in incbu 1nd (mm).

l i -Lead Shrink Small OutllD< Pachr• (SSOP)
(RS-21)
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3V, Ultra-Low-Power Quadrature
Modulator/Demodulator

_ __ _ ___ General Description
The MAX2450 combines a quadrature modulator and
quadrature demodulator with a supporting oscillator and
divide-by-8 prescaler o n a monolithic IC. It operates
from a single +3V supply and draws only 5.9mA. The
demodulator accepts an amplified and filtered IF signal
In the 35MHz to BOMHz range, and demodulates it into 1
and Q baseband signals with 51 dB of voltage converston gain. The IF Input is terminated with a 4000 thinfilm resistor for matching to an external IF filter. The
baseband outputs are fully differential and have 1 ,2Vp-p
signal swings. The modulator accepts differential I and
Q baseband signals with amplitudes up to 1.35Vp-p
and bandWidths to 15MHz. and produces a differential
IF srgnalin lhe 35MHz to SOMHz range
Pulling the CMOS-compatibte ENABLE pin low shuts
down lhe MAX2450 and reduces the supply current to
less than 1J.IA. To minimrze spurious feedback. the
MAX2450's Internal oscillator is set at twice the IF via
external luning components. The oscillator and associated phase shlrters produce differential signals exhibiting low amplitude and phase imbalance. yielding
modulator sideband rejection or 38dB The MAX2450
comes In a QSOP package

____ _ _ _ __ _ ___Featunes
+ Combines Quadrature Modul ator and
Demodulator

+ Integrated Quadrature Phase Shifters
+ On-Chip Oscillator (Requires External Tuning
Circuit)

+ On-Chip Divld&-by-8 Prescaler
+ Modulator Input Bandwidth Up to 15MHz
+ Demodulator Output Bandwidth Up to 9MHz
+ 51dB Demodulator Voltage Conversion Gain
+ CMOS-Compatlble Enable
+ 5.9mA Operating Supply C urrent
1SJA Shutdown Supply Current

_______Ordering Information
PART
MAX2450CEP

TEMP. RANGE
O'C to + 70'C

PIN·PACKAGE
20 QSOP

- -- - -- - --Applications
Digrlal Cordless Phones

Functional Diagram

GSM and North Amencan Cellular Phones
Wireless LANs
Drgilal Communications
Two-Way Pagers

- -- - - ---Pin Configuration
TOP VIEW

QSOP

M.AXIM

Maxim lnt• gratod Product•

1

For free samples & the latest literature: http://www.maxim -lc.com, or phone 1.1J00-99B.IJBOO.
For small orders, phone 1-800-835·8769.
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3V, Ultra-Low-Power Quadrature
Modulator/Demodulator
ABSOLUTE MAXIMUM RATINGS
Vee. LO_Vcc to GND ............................................ -O.JV to +4.5V

Continuous Power Dissipation (T, • + 70'C)
QSOP (derate 9.1mW/'C above +70'C) ......................127mW
Operating Temperature Range...............................o·c to+ 70' C
Storage TempcraltKe Range .............................-65'C to +165'C
Lead Temperature (soldering, 10sec) .............................+JOO'C

ENABLE. TANK. TAI'JK. I_IN. iJlil. QIN.
llJR to GND ..................................................·0.3V to (Vee + 0.3V)

IF_IN to GND ... .....................................................·0.3V to +1 .5V

Sttessos ,beyond those listed tmde! "Absolute Maximum Rutmgs- may cause permanen1 d8mDge to me dsvke. These Ne svess "tfngs only, tJnd functional
opetatJoti ollhe de\11ce at these ot a11y ah&' conditions beyond those int:licMcd ;n the opentionM sections o/ tM specl'alions is not knplicd. &posurc to
llbSOAife marWnum tatJOg CMdilkJns Ia extended penods '""Y atfecJ device reiiiJbllily.

DC ELECTRICAL CHARACTERISTICS
(Vee • LO_Vee • TiWK • 2.7V to 3.3V. ENABLE • Vee - 0.4, GND • LO_GND • OV. UN
OPEN, T, • o·c to + 70'C, unless otherwise noted.)
PARAMETER
SYMBOL
CONDITIONS
Supply Voltage Range
Vee. LO_Vee
Supply Current
leC(ON)
Shutdown Supply Current
ENABLE • 0.4V
lee tom
Enable/Disable Time
IONIOFF
ENABLE Bias Current
lEN
ENABLE· Vee
ENABLE High Voltage
VENH
ENABLE Low Voltage
VENL
UN. DR Q_IN, ~
V1 IN/I IN.
Sel f-Bias DC Voltage Level
VQINKi.JN
Modulator Differentlallnpul
ZuNn_tN.
Impedance
ZQ IN/QIN
IF. OUT, IF_,(J_U'T_ DC Bias Voltage
Vrr_ournr_our
Demodulator IF Input impedance
Ztf_IN
Demodulator I and Q Baseband
DC Offset
I_OUT. Dmf. Q_OUT.l:Dml
DC Bias Voltage Level

•lJlil• QIN •
MIN
2.7

~ • IF_IN • TANK •

TYP
5.9
2
10
1

MAX
3.3
8.2
20

UNITS

3

~

35

1.5

0.4

v
v

1.75

v
kO

44

v

Vee · 1.5
320

Vt_OUTII. OUT·
VQOUTia::<iUT

~A
~

Vee - 0.4
1.25

v
mA

400

480

n

•11

.so

mV

v

1.2

AC ELECTRICAL CHARACTERISTICS

(MAX2450 EV ktl, Vee • LO_Vee • ENABLE • 3.0V, '-o • 140MHl , ~JNJUN • fQJNIQIN s 600kHz. Vt_iNJIJN • VQJNIQ.IN • 1.2Vp-p.
ftF IN • 70.1MHz, VIF.IN • 282mVp-p. fA · +25'C unlessotherwisenored.)

-

PARAMETER

SYMBOL

DEMODULATOR •

I

CONDITIONS

I

MIN

I and Q Amplitude Balance
I and Q Phase Accuracy
Voltage Conversion Gain
Allowable I and Q Voltage Swing
Noise Figure
I and Q 1M3 Level
I and IMS Level

a
1and a Signal 3dB Bandwidth

Oscillator Frequency Range

TYP

MAX

I UNITS

< .0.45

dB

< • 1.3

degrees
dB

51
1.35

(Note 1)

Vp-p
dB
dBc

IMJuo

(Note 2)

18
-44

IM5trQ

(Note2)

-60

dBc

9

MHZ

NF

BWoE.MOO
fLO

LO Phase Noise

(Notes 1. 3)
10kHz onset

PRE_OUT Output Vollage

VPR(.OUT

RL • lOkO. CL < 6pF

PRE_OUT Slew Rate

SRPRE.OUT

RL • 1OkO, CL < 6pF. rising edge

160

70

MHz

·80
0.35

dBc/Hz

60

Vl~s

Vp-p

------------------------------------------ ~AXI~
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3V, Ultra-Low-Power Quadrature
Modulator/Demodulator
:a

AC ELECTRICAL CHARACTERISTICS (continued)
(MAX2~50 EV kft. Vee • LO..Vcc • ENABLE • 3.W.lo • ~~~Hz. ~JNIIJN •
ftrJ N -70.1MHz. VtfJN- 2.82mVp·p.

r_. . · 25·c. untessothcfwisenoled.)

PARAMETER
MODULATOR

SYMBOL

Allowable Otfle<enlial lnput Voltage

VL'NIIJN.
VcttNIQ..IN

ln[Xt Common·Mode Voltage Range
I and 0 Signal 3dB Bandwidth
IF Differential Output Voltage

I

I

CONDfTfDNS

TYP

MIN

(Note 1)
1.25

IF Output 1M3 Level

VUN/IJN. • VcttNICLIN • 1.2Vp·p.
RL • 200kO diffe<enlial.
Ci. < 5pF diff,..e~l
VtJ~IN

IMltf

IF Output IMS Level

.. 1 35Vp·p compc»~o

(Note~)

Vt..tNII..tN • 1.35Vp-p compos~~e
(Note 4)

IMS,r

MAX

UNITS

1.35

Vp-p

~
a

Ch

v

1.75

BWMOO
Vu ..oUlnf'Jii]f

~

>-:

fcuNQJN • 6001<Hz. VuNII..IN • VQ_tN/Q..IN • 1.2Vp·p.

15

MHZ

65

mVp-p

·60

dBc

·60

dBc

Sideband Rejeclion

38

dBc

Carrie< Suppression at Modulator
Output

·36

dBc

Nolo 1 : Gua<anteed by design. notteste<J
Nolo 2: flfJ N • 2tones at 70.10MHzand 70 11MHz. \lr..tN • 1.41mVp-p pe< tone
Nolo 3: The frequency range can be extended In either direcllOO. but has 1101 been cha<IICieriled. At t.gh,.. frequencies. the
modutato< If a..put arnphtude may dectcase and diSlatJOOS may tncrease.
Nolo 4: O..INIOJI'I pons are tQfmonated l_tNII..IN • 2 tones at 550kHz and 6001<Hz

_ __,__ _ __ _ _ _ __ _ __ _

T)'pical Operating Characteristics

(MAX2450 EV kit. \Icc • LO_Vee • ENABLE • 3.0V. fto • 14~Hz. ~JN/I..IN • fcuNQJN • 6001<Hz. VUNII..IN • VctiNIQ..IN • 1.2Vp-p.
ftf_IN • 70.1MHZ. \IJFJN • 2.82mVp-p. TA • +25•C. unlessotherwisenoled.)
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311, Ultra-Low-Power Quadrature
Modulator/Demodulator
_ _ _ __ _ _ __ _ _ JYpical Operating Characteristics (continued)
(MAX2450 EV k~. Vee • LO_Vee; e ENABLE • 3.0V. fLO • 140MHz. IUNII.JN • fQtNJ(i]N • 600kHz. V1_1N11_1N • VQJN/QIN • 1.2Vp-p.
fiF_IN • 70,1MHz. Vtf_IN - 2.82mVp-p. T, • +25'C. unless otherwise noted.)
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3V, Ultra-Low-Power Quadrature
Modulator/Demodulator
_ _ _ __ _ _ __ _ _ Typical Operating Characteristics (continued)
(MAX24SO EV kk. Vee • LO_Vcc- ENAIJLE • 3.W.lo • 140MHz.•_INII_IN • fQIN/QJN • 600kHz. VIJNIIJN • VQINIQJN • l .ZVp·p.
hFJ N •70.1MHz. VIF_IN • 2.82mVp·p. TA • +25'C, unleSSOtherwise noted.)
_,LATOR VOlTAGE CCIIMIISIOR
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3V, Ultra-L.ow-Power Quadrature
Modulator/Demodulator
___ __ _ __ _ _ __ _ _ _ _ __ _ _ __ __ _ Pin Description
PIN

NAME

1

IF_OUT

Modulator IF Output
Modulator IF Inverting Output

FUNCTION

2

w::om

3, 19

GND

Ground

4

UN

Baseband lnphase Input

5

ON

Baseband lnphase Inverting Input

6

QIN

Baseband Quadrature Input

7

OJN

8

ENABLE

Baseband Quadrawre Inverting Input
Enable Control, active high

9

PRE_OUT

10

LO_Vee

11

TANK

Local-Oscillator Resonant Tank Input (Figure 4)

12

TANK

Local-Oscillator Resonant Tank lnvertrng Input (Figure 4)

13

LO_GND

14

o::om

Demodulator Quadrature Inverting Output

15

Q_OUT

Demodulator Quadrature Output

16

(OOT

Demodulator tnphase lnverung Output

17

I_OUT

Demodulator lnphase Output

18

Vee
IF_IN

Modulator and Demodulator Supply
Demodulator IF Input

20

Local-Oscillator Divide-by-B. Prescalcd Output
local-Oscillator Supply. Bypass separately from lte-

Local-Oscillator Ground

Flgtxe I . Typical Application Block Diagram
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Figure 2. Local-Oscillator Equivalent Citcuit

Figure 3. Modulator Output Level vs. Load Resistance

_ _ _ _ _ _Detailed Description

and should prov1de 200mVp·p levels. A crke (typically
2.2jJH) is required between TANK and ANK. Differential input impedance at TANK!Ti'iNK is 10kn. For sing le-ended dr ive. connect an AC bypass capacitor
(1000pF) from TAiiiK to GND, and AC couple TANK to
the source.

The following seclions describe each or the functional
blocks shown in th e Functional Diagram. They also refer
to the Typical Application Block Diagram (Figure 1).

Demodul•tor
The demodulator coma1ns a single-ended-to-differential
convener. two Gilbert-cell multipliers, and two fixed gain
stages. The IF signal should be AC coupled into IF_IN.
Internally. IF_IN is terminated with a 4000 resistor to
GND and provides a gain of 14dB. This amplified IF signal is fed into the I and Q mixers for demodulation. The
multipliers mix the IF signal wah the quadrature LO signals. resulting in tmseband I and Q signals. The conversion gain or the multipliers is 15dB. These signals are
further amplified by 21dB by the baseband amplifiers.
The baseband I and Q amplifier chains are DC coupled.

Loc•l Oscill•tor
The local-oscillator section is formed by an emitter-coupled differential pair. Figure 2 shows the equivalent
local-oscillator circuit schematic. An external LC resonant tank determines the oscillation frequency. and the
Q of this resonant tank affects the oscillator phase
noise. The oscillalion frequency is twice the IF frequency. so that the quadrature phase generator can use two
latches to generate precise quadrature signals.
The oscillator may be overdriven by an external source.
The source should be AC coupled into TAN KitANK .

Qu•dr•ture

Ph••• Gener•tor

The quadrature phase generator uses two latches to
divide the local-oscillator frequency by two. and gener•
ates two precise quadrature signals. Internal limiting
amplifiers shape the signals to approximate square
waves to drive the Gilbert-cell mixers. The inphase sig nal (at half the local-oscillator frequency) is further
divided by four for the prescaler output.

Presc•ler
The prescaler output, PRE_OUT, is buffered and swings
typically 0.35Vp-p with a 10kn and 6pF load. It can be
AC-coupled to the Input of a frequency synthesizer.

Modul•tor
The modulator accepts 1 and Q differential baseband
s1gnals up to 1 .35Vp-p with frequencies up to 15M Hz.
and upconverts them to the IF frequency. Since these
inputs are biased Internally at around 1.sv. I and Q signals should be capacitively coupled into these highimpedance ports (the differential input Impedance Is
approximately 44kn). The self-bias design yields very
low on-chip offset, resulting in excellent carrier sup-
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pression. Allernatlvely, a differenlial DAC may be connected without AC coupling. as long as a commonmode voltage range or 1.2SV to 1. 7SV Is maintained.
For single-ended drive. connect UN and QJN via ACcoupllng capacitors (0.1~F) to GND.
The IF output Is designed to drive a high Impedance
(> 20k0 ). such as an IF buffer or an upconverter
mixer. IF_OUT/TF.:OOf must be AC coupled to the
load. Impedances as low as 2000 can be driven with a
decrease in output amplitude (Figure 3) To drive a Single-ended load. AC couple and terminate TF::OOi with
a resistive load equal to the load at IF_OUT.
•

To alter the oscillaUon frequency range, change the
inductance. the capacitance, or both. For best phase·
noise performance keep the Q of the resonant tank as
high as possible:

Q=Rp-.~

'Y4Ci

where REQ • 101<0 (Figure 2).
The oscillation frequency can be changed by altering
the control voltage. VcTRL-

Master Bias
During normal operation, ENABLE should remain above

Vee · 0.4V. Pulling the ENABLE Input low shuts oflthe
master bias and reduces the circuit current to less than
21-JA. The master bias seclion Includes a bandgap reference generator and a PTAT (Proportional To Absolute
Temperature) current generator.

_ _ _ _ Applications Information
Figure 4 shows the implementation of a resonant rank
circuit The inductor. two capacitors. and a dual varactor form the osctllator's resonant circuit In Figure 4, the
oscillator frequency ranges from 130MHz to 160MHz.
To ensure reliable start-up. the Inductor Is directly connected across the local oscillator's tank pons. The two
33pF capacitors affect the Q or the resonant circuit.
Other values may be chosen to meet Individual application reqwre ments. Use the follow~ng formula to determine the oscillation frequency
lo =

CEQ= ;

---~TAM<

I .

I ,

~i'

l

c~~j-~

l•IOO!'Ii

~I

cz . JJII*
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!

''2kV1410
JOlt
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lO.I)lf
" Vcu<
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.1_
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Figure 4 Typical Resonanr Tank Circuli

1

2n~LEqCEQ

1

2
CvAR

+ CsTRAY

-+-+- Cl

C2

and

LEQ = L+LsrRAY
where CSTRAY • parasitic capacitance and LSTRAY ~
parasitic inductance.
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M OTOROLA

I EEE 8 0 2 .3 10BASE-T
Transceiver
The Motorola 1OBASE-T transceiver, designed to comply wllh the ISO
8802-3 (IEEE 802.3] 10BASE-T spaclflcalion, wiU suppor1 a Medium
Oepandentlnterface (MDI) in an embedded Media AHachment Unit (MAU)'.
The Interface supporting the Data Terminal Equipment (DTE) is TIL, CMOS,
and raised ECL compatible, and the interface to the Twisted Pair (TP) media
Is suppor1ed through standard 10BASE-T fillers and transformers.
Dillerential data intended lor the TP media is provided a 50 ns pr&-<~mphasis
and data at the TP receiver is screened by Smart Squelch circuitry lor
spaclnc threshold, pulse width, and sequence requirements.
Other features of the MC34055 include: Collision and Jabber detection
status outputs, select mode pins lor forcing Loop Back and Full-Duplex
operation, a Signal Quality Error pin for testing "" coUlsion detect circuitry
without allecting the TP outpuL and a LED driver lor Unk Integrity status. An
0<>-dllp oscillator, capable or receiving a clock Input or operating under
crystal control, is also provided lor Internal liming and driving a bullered
clock output
The MC34055 is manufactured on a BICMOS process and is packaged in
a 24 pin SOIC.

10BASE-T TRANSCEIVER
SEMICONDUCTOR
TECHNICAL DATA

DWSUffl)(
PLASTIC PACKAGE
CASE751E
(S0-24L)

• BICMOS Technology lor Low Power Operation
• Standard 5.0 V. ± 5% Vollage Supply
• Smart Squelch Enlorcament of Threshold, Pulse Width. and Sequence
Requirements
• Driver Pr&-Emphasis lor Output Date

• TTL, CMOS and Raised ECL Compatible
• Interfaces to TP Madia with Standard 10BASE- T Fdtors and
Transformers

PIN CONNECTIONS

• LED Capable Status Outputs lor Conision, Jabber Detection, and Link
Integrity
• Directly Driven or Crystal Controlled Clock Oscillator
• Selectable Full-Duplex Operation
• Signal Quality Error Test Pin

et•

etOut
TX Doll A

e~-

TX Dill 8

SQE EN l

TX•

• Selectable Loop B ack

TX·

D~.G1d

MAXIMUM RATINGS (TA s 25-G, unless olhetwiso noted}
RaUng

Vcc(Dfi/AOI)

PwrGoj

A01. G1d

Pwr Vee

Symbol

Voluo

Unit

RX DolO A

FUllD l

Vee

-O.Sio 7.0

Vdc

RX DIIOB

RX•
RX·

Power Supply Voltage

-5.25 to 5.25

Vdc

AX EN H

Voltage AppUod to Logic and Mode!Test
Select Inputs

- 0.5 10 5.5

Vdc

loop l

Voltage Applied to Logic Outputs and
Output Statu• Pins

- 0.5 10 7.0

Vdc

·c
•c

Differential Voltage at RX +/RX-

VtD

JABB H

Ambient Operating Temperature Range

TA

Olo70

Junction Temperature

TJ

- 6510150

NOTE: o..lceslhould not be _.ted ollhoso limits. Tho "Rocommordod C)polo&lg

Ccndillons" IOtlloprD¥ldes for lldlJol- - -·

ORDERING INFORMAn ON
Dovico

I

Oporollng
Tomporolure Range

MC340550W J TA = 0' to +70"C

Pockago

S~24L

I
I
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Simplified Block Diagram

.....

,.,vee

vee ~Aa•l
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I
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GM

"Th• tale lftd \lie 01 U\la produd ltllcented
undtt l.chnology <:ove11d by on• OJ mOft
OIPttJ E~ent COfJIQtdon ~t.nlt.

CM

Thi,dtvlct conralns 1,17Satllve: llansfstofS.

RECOMMENDED OPERATING CONDITIONS
Characterlotlc
Power Supply Voltage
Voltage Applied to Logk: Inputs and Stalus Pins
Dl~erential lnpu l Voltage

Opera'"'g Amblenl Temperatura

Symbol

Min

Typ

MIX

Unit

Vee

4.75

5.0

5.25

Vdc

5.25

Vdc

2.8

Vpp

70

•c

Unit

TA

0
0.59
0

-

NOTE: Alt lmltl aro not neceaurily fl.lnc&Nl ~entfy,

ELECTRICAL CHARACTERISTICS (O•C s TA s 70'C Vee • 50 V unless otherwise noled.)
Characteri1Uc

Supply Current(4.75 Vs 'tc s 5.25 V)
Reset Circuit Threshold

Symbol

Min

Typ

Mox

tee

-

80

180

mA

-

4.0

-

4.4

Vdc

TWISTED PAIR TRANSMmER
Output Differential Volta ge
(Sae Load Circuits : Differential Load Circuit)
Output Dill'erenlial Voltage with Pre-Emphasis
Output Dill'erenUal Voltage

Common Mode Driver Impedance
Transmitter Differential Output Impedance

Vpp

Vo
2.2
1.58

2.53
1.72

2.8
1.98

ZocM

8.0

8.5

14

Zoo

8.0

15.5

29

n
n

TXOATAA
Input High Voltage {I H • + 20 !lA)
Input Low Voltage IlL • -150 !lA)
TXDATAB
Input Voltage (See Load Circuits: ECL Load Circuit)
High: @O'C
@25'C
@70'C
Low: @O'C
@25'C
@70'e

2
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Vdc
v 1H

VIL

o.984 Vcc- 0.923
0.984 Vee- o.877
o.984 Vee- o.s25
o.750 Vee - 0.588
o. 750 Vee - o.550
0.750 Vee- o.531

o.984 vee - o.763
o.984 Vee - 0.121
o.984 vee- 0.844
o.1so Vee - 0.381
o.1so Vee - o.350
o.75o Vee- 0.324
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214

MC34055
ELECTRICAL CHARACTERISTICS (O"C s TA s 70"C. Vee •

5.0 V, unless olherwlse noted.)

Ch arocttrioUc

[

I

Symbol

I

Min

I

Typ

MIX

Unll

TX ENH
Input High Voltage <IH = 200 IIAI
Input Low Voltage (I L =- 20 IIAI
RX DATA llJRX EN H/JABB H/CTL H
Output Voltage (See Load Circuits: CMOS Load Circuli)
High (JoH = -12 mA)
Low (JoL = +16 mA)
RXDATAB
Outpu1 Voltage (See Load Circuits: ECL Loed Circuli)
High: @O'C
@25"C
@70'C
low @O'C

Vdc
VoH

VQL

@25'C
@70'C

o.984 vee - o.763
0.984 Vee - 121
o.984 Vee - 0.644
o.750 vee- o.3&1
o.T50 vee- o.350
o.750Vcc-o.n4

o.984 Vee - o.923
o.984 Vee0.984 Vee - o.s25
o.750Vcc-o.568
0 .750 Vee- o.550
0 .750 Vee- o .531

o.

o.sn

SIGNAL QUALITY ERROR TEST ENABLE CONTROL (SQE EN L)
Test Control Voltage
Test Disabled (Input High Vollage)(JH • + 20 liJ\ Max I
Test Enabled (Input Low Voltage)(-~ < IlL < -15011A)
FULL DUPLEX MODE SELECT (FULLO l )
Mode Select Control Voltage
Nonnal Opernlion (Input High)()H = + 20 liJ\)
Full Ouplu (Inpu t low)(- 50liJ\ < IIH < -150 IIAI
LOOPBACK TEST MODE FUNCnON (LOOP L)
Teal Control Voltage
Test Disabled (Input High)(IH = + 20 IIAI
Test Enabled (Input Low)<IL = - 200 IIAI
LINK FAIL STATUS (LINKFL H)
Status Outpu t Voltage (See Loed Circuits: CMOS load Circuit)
Maximum Voltage l or Output low Condition <bL • 20 mA)
Output Low Sink CUrrent
CLQCK OSClLLATOR
Clk+ Input LogiC Threshold
High Level Input Voltage <IH = +100liJ\ Max.)
Logic low Input Voltage <IL • -100 liA Max.)

VIH
VIL

Clk Out Output Voltage (See Loed Circuits: CMOS Load CireuH)
Logic High (bH = -12 mA)
Logic Low (~t = +16liJ\)

VoH
VoL

-

2.0

-

3.7

3.9
0.25

-

5.0
o.a

-

Vdc

liA
Vdc

0.5

Output Load Circuits

I 39(1%1
TX-

ECllo•d Cvcuj

TTL/CMOS lood Cml

1>-'W.-~.---...

DilfereotiJilood Cwcuh
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TIMING CHARACTERISTICS (O•c <TA < 70'C)
Symbol

Min

Typ

Mu

Uni t

TX EN H to TX+ITX- Enable Time

trXEN

-

ns

IFDXD

75

ns

Steady State Propagation Delay of TX Data AlB lo TX+ITX- Output

trxss

-

-

75

TX Data AJB to TX+nx- Enable lime

Pr&-Emphasls Pulse Width

lpRCM

45

-

Transmitter Caused Edge Skew Between TX+ and lX-

tskewT

Transmlller Added Edge Jlller to TX+frX- from TX Dala N B

IJillerT

Sleady-51ale Delay between the TX Data NB Input to the RX Dala
NB Outputs for Normal Operation

ITXRX

-

-

TX EN H Assert to RX EN H Assert Under Normal Operation

tDREL

-

-

[

CharacterisUc
TRANSMIT START TlMING

75

ns

55

ns

2.0

ns

4.0

ns

50

ns

50

ns

TRANSMIT STOP TlMING
Delay between TX EN H Low and TX+frX- High

tTXDH

-

ns

txrRE

-

75

TX EN H Assert/De-assert Delay from TX EN H to RX EN H

400

ns

lTDDC

250

-

-

ns

Delay from Loop L Oeassertion to RX EN H Driven from
TX EN H Status

tLTRA

-

-

30

ns

TX EN H Ass ert/De-assert to RX EN H, Assert/De-assert when In

tLTRX

-

-

50

ns

tLTRD

-

-

50

ns

-

1.5

ns

1.5

ns

50

ns

+10

ns

50

ns

Assert/De-assert

End of Packet Hold Time from Last TX Data NB Edge or

TX EN H De- assert
LINK BEAT PULSES
Output Link Test Pulse Width

Minimum Link Beat Pulse Duration on RX•IRXLOOP BACK MODE TIMING

L9op-8ack Mode and Receiver Inactive
Steady-state TX Data NB to RX Data NB when In Loop-Back Mode
SMART SQUELCH

Interval Unit Squelch Deactivation
RECEIVE STA RT TIMING

Receiver-Added Edge Skew to RX Data AlB Signal

lskewR

Receiver-Added Edge Jitter to RX Data AJB Signal

IJiHer R

-

Start-Up Delay from RX+/RX- to RX Data NB

tRXNE

-

Delay from RX EN H Assertion Untll RX Data NB Valid

tRARE

-10

Steady-state Propagation Delay from RX+/RX- Data NB

tRXSS

-

RECEIVE SHUTDOWN TIMING
Lest received Dato Edge until the RX EN H Ou tput forces low

4
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Flgure1. Surt Up end St11dy State Tranomlt Timing

TX EN H

I
I

Bi Potltro

o

~

TX OoiHJ8

~

RX EN H

RX Doll AlB

~·

I
ITXRX •:

I
I

I

I
I

I

l fXEN
TXt /TX-

---------

Figure 2. Driver Shutdown Timing

TX Oalo A/8

TX+ITX-

TXENH

~--~~---C=k-=
~rJ~
~~-----,X-1RE-------.-~---------

. RXEN H

1•

Figure 3. Link Pulse Timing
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Figure 4. Loop Bock Timing

TXENH - - - --

UPaltttn

TXOoiJAJ8

-

- -- ':

I
I
-----------1I -,

I

D

~

\_}

\ r7
--------+===:
: :. .-.~
\TRA

I

I

I
I

RXEN H - - - -- ---.
RXOoloAJ8

I
•l ilTRO

I
I

I
I
I

I

'\

lMpl -------,~~

Figure 5. Receive Startup Timing

RX+/RX-

RX EN H

I
I

I

~~

RX Oolo AJ8

ISKEWR

+'-----~...JI
lJITTERR

Figure 6. Receive Shutdown Timing

I
I•

IRXOE

•I

RXENH----------------------~---11
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PIN FUNCTION DESCRIPTION
Pin

Symbol

1

ClkOut

2

TXDataA

CMOS trensmlt input pin. Data Input at this pin Is output to the TP media. The Input wfllaour<:e
less than 1751!A and sink less than 20pA.

3

TXDatoB

Raised ECL uansmit input pin. Data input at this pin is output to tho TP media. Thalnpul can
source 40 IIA for a high level input or 70pA for a low level input.

4

TXENH

5

Olg. Gnd

6

Vcc(otg/Ana)

Ducriptlon
TTUCMOS bu«ored 10 MHz clock output. This pin will source 40(jlA and oink 16 rnA.

TTUCMOS transmit enable pin. Transmit is enabled when asserted high. The Input wnt source
loss than 115pA and sink less than 20pA.
Oigllat ground
Digital and analog Vee-With tha current consumed at this pin and Pin 16, the device wft1
consume Ieos than 160 rnA at 5.0 Vdc.

7

Ana. Gnd

Analog ground

8

RXDalaA

TTUCMOS received data output pin. Oata from the TP media is output at this pin. The output
will source 12 rnA and sink 16 rnA.

9

RXData 8

Raised ECL received data output pin. Data from tho TP media Is output at this pin.

10

RXENH

TTUCMOS received data output enable pin. This pin Is asserted after tho Smart Squelch
circYitry determines that there Is valid data at tho TP Input pins and also when internal
loop-back Is occurring. Tho output will source 12 rnA and sink 16 rnA. The receive data oulpu
are forced high when this pin Is tow.

11

Loopl

TTUCMOS Loopbock tost solecL Assorting this pln causes tho ttansmlt data to be looped to
the receive drcuil whle the TP transmit driver $ends a link pulse. The Input will source less
than 175pA and sink loss than 201!A.

12

LNKFL H

This pin Is driven high to Indicate a link fall stale. When low, tho pin will sink 20 rnA to lighten
LED. An usqualched condition duo to valid dolo on lha receive circuit will cause the pin to
transitJon high and k>w in 100 ms lntervaJs.

13

JABBH

TTUCMOS Jabber status pin This pin Is assorted when a Jabber condition Is dotoctod and wfl
source 12 mA and sink 16 mA.

14

CTLH

15

RX-

The Inverting terminal of tho TP differenUal receiver.

16

RX+

The noninverting terminal of lhe TP differential receiver.

17

FULLDL

TTUCMOS duplex mode select. When low, this pin fon;es tho device to operate In full-duplex
modo. Tho input will source less than 17511A and sink less than 201!A.

18

PwrVcc

Power supply pin. Wrth the current consumed at this pin and Pin 6, tho dovico will consume
less than 180 rnA at5.0 Vdc.

19

PwrGnd

Power gfound pin.

20

TX-

The inverting terminal of the TP differential driver.

21

TX+

The nonlnvertlng terminal of the TP differenUal driver.

22

SQE ENL

23

Clk-

TTUCMOS clock osciMator pin. Seo Pin 24.

24

Clk+

TTUCMOS clock oscillator pin. This pin Is used with Pin 23 if the lntomal oscillator Is to be free
run with a crystal. Tha osclllator can also be dlrecUy driven with a TTUCMOS clock signal at
this pin. Tho osclllator frequency should be 10 MHz with a duty cycle of Stk 20%.

TTUCMOS slalus pin. This pin pulled high whon Jabber or Collision conditions are detected.
Also high fore Umo interval when a Signal Quality Error test is being performed. Tho pln will
source 12 mA and sink 16 rnA.

TTUCMOS Signal Quality Error test enable pin. Pulling this pin low allows test of tho co!Uslon
deJect clrcuilly withouta«octing the twisted pair channel. The input wllsourcelessthan 171iA
and sink less than 20pA.
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MC34055
FUNCTIONAL DESCRIPTION
Introduction
The Motorola 108ASE-T transceiver, designed to comply
with the ISO 8802-3[1EEE 802.3)108ASE-T specification,
will support one Medium Dependent Interface (MDI) through
standard 10BASE-T filters and transformers. Although the
device Is capable of being used In embedded or external
Medium Attachment Units (MAU), it was primarily designed
for use in repeater or hub applications. For this reason a
digital Interface Is provided rather than an AU I Interface. This
interface Is TIL, CMOS, and raised ECL compatible and
allows for easy connection in hub applications.
Other features of the MC34055 include: select mode pins
of forcing Loop-Sack and Full-Duplex operation; a Signal
Quality Error pin for testing the collision detect circuitry
without affec1ing the twisted pair output; and LED drivers for
Link Integrity status; Collision detection; and Jabber
detection. An on chip oscillator, capable of receiving a clock
input or operating under crystal control, Is also provided for
Internal timing and driving a buffered clock output:
Data Transml11lon
For data Intended for the twisted pair, the MC34055 has
two data Inputs, TX Data A and TX Data B. TX Data A is
CMOS compatible and TX Data B is raised ECL compatible.

The Inputs were not Intended to be used slmuHaneously In a
single application and are Internally logically combined. The
unused Input should be disabled by connection to Vee.
When data transmission Is Intended, the MC34055
detects the first falling edge of the Manchester encoded
frame at the Input being used, synchronizes the on chip
oscillator (Pins 23 and 24) and asserts the twisted pair driver
output to full differential amplitude within 25 ns If the driver
enable pin (TX EN H) Is previously asserted. Also, since
twisted pair attenuates a 10 MHz signal mora than a 5.0 MHz
signal the 10BASE-T standard requires that data applied to
the twisted pair receive pr&-equallzatlon. To fulfill lhls
requirement the MC34055 provides an additional730 mV for
approximately 50 ns to output data. This Is accomplished
over the single pair of differential driver pins. TX + and TX-.
and effec11vely equalizes the power of all data components at
the receiver. Figure 7A shows a 10 MHz waveform. Figure 78
shows the effect of pr<H!mphasls on a 5.0 MHz waveform.
Manchester encoded data with the pattern shown In Figure
7A would represent a repeating pattern of zeros (000000...).
Figure 78 would represent an allemating paHam of ones and
zeros (0101010...).

Figure 7A. 10 MHz Wavoform on Differential Outputs

&It Pattern

I

TX+

- + OY

Pin 21

I

_J

-,
I
--l.
I

TX-

Pin 20

OY

Figure 78. 5.0 MHz Waveform on Differential Outputs
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,~~o ov
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The figures show the voltage waveforms on the dltrorentiel
driver output pins. To actually meet the 1 DBASE-T
specification requires bandpass filtering and a pulse
transformer.
The output vollage waveform specificallons of the IEEE
802.3 standard require that voltages Impressed on the
twisted pair meet e voltage template. The MC34055 can
meet the vollage template for all the 10BASE-T applications

Initiated. In this event, the transmit differenllal drtver will
remain active for the entire frame Interval and the link pulse
will not affect more than one bit Interval.
The MC34055 also has Jabber circuitry to detect and
disable the twisted pair driver In the event that a serial
controller fails constantly transmitting. Should any data
source tty to transmit longer than 20 ms minimum, the Jabber
function will disable the differential driver outputs, tho

Figure 8. Differential Driver Media Interface Circuitry

1-~WI.~-!----"o"N-+-. ,..~:::• .,
--,

II~
IX- As

-J

Where: Zoo Is lhe tronamltters dlflorentlal output impedance (-21ll),
Rs Ia • 1% aerlea resistor,
4 Is the ntters lmpedan<:e. and 10 Is the characteristic
impedance of the twtsted palt (1000).

by choosing the appropriate low pass filter and oxtornal
components in the driver output circuitry. When the
dllferentlal transmit driver output pins are configured to drive
the bandpass filters and pulse transformer as shown In
Figure 8, the resultant waveform Is capable of meeting the
voltage template.
Following the end-of-frame activity, an Internet pull-up
resistor pulls TX Data AlB high and causes the differential
driver to maintain full differential output voltage for
approximately 250 ns. The differential driver Interprets the
laclc of transiUon activity as an end of frame and starts an Idle
timer. Should another frame Intended for the twisted palt
arrive before the idle timer expire.s(-250 ns), the Idle timer
wfl be reset, if not, the transmit driver function wit begin the
decay to Idle process. During idle periods the dltlerenlial
driver must force the media to a minimal ditrerenUal voltage
unless a link beat is being produced. The transition to
minimal voltage is subject to performance requirements In
the IEEE spectf.ealion and is met by the MC34055 when the
appropriate liners and transformers are used to Interlace to
lhe media.
The MC34055 differential drtver generates link pulses
(beats) during Idle periods. The link pulses produced are
singular positive (TX+ positive with respect to TX-) pulses
applied to the media at 16 ms Intervals and last
approximately 100 ns. The link pulses allow the receiver at
the other end of the link to vertfy the validity of the segment.
There Is the possibility, due to the two asynchronous
sources, that one of the two input pins (TX Data A or TX Data
B) will receive frame activity immediately after a link pulse Is

collision presence detector and the Internal loopback
function. Also, two status indicator pins, CTL H and JABB H
are assorted. The MC34055 will remain In the Jabber slate
until the TX EN H pin Is pulled low or the jabbering Input
ceases to toggle for a minimum of 500 ms. The status
Indicator pins. CTL H and JABB H will also sink up to 20 mA
and can therefore support external LEOs.
The driver also works with the receiver to provide
loop-back. Under normal operating conditions (Loop L= -1"),
the data applied to the TX Data AlB plns Is looped back
Internally to the RX Data AlB plns. This function Is disabled
when there Is a coiUsion condition or FULLD L Is low.
Data RecepUon
Data Intended for the OTE proceeds from the twisted pair
10 the Isolation transformer and bandpass fillers before
reaching the dlflerenUel receiver tenminals. Figure 9 shows
the configuraUon ol the external media receive circuitry. Once
transitions at the receiver tenminals (RX+ and RX- ) are
detected, the on-<:hip osclltator is synchronized and the
received data Is screened by smart squelch circuitry for
validity. This quatiftcation requires Incoming data to meet
amplitude and sequence requirements. If the data meets the
Smart Squelch requirements, the receiver enters the
unsquelch state and the data is forwarded to the RX Data AlB
output pins provided Loop L is not low. Two data outputs are
provided to Increase design flexibility, RX Data A and RX
Data B. RX Data A Is CMDSmL compatible and RX Data B
Is raised ECL compatible.
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Figure 9. Differential Receiver Media Interface Circuitry
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Where;

Rr Is a terminating resistor (lOOn).

lF Is the fihers impedance, end lb is lhe
c:haraclerislic impedance ollho lwlsled pair (10<n).

The MC34055 powers up In a squelched and ,Ink OK"
state, aftar which minimum and maximum link test and
maximum link fail timers are started. If valid data or a link
pulse 1$ received after the link test minimum Umer but before
tho link fall maximum timer times out, the timers are reset and
begin counting again. In the event of missing or Incorrect link
pulses, the MC34055 enters the link fail state whereby tho
LNKFL H status pin Is asserted unm valid data or link pulse
activity appears at the receiver terminals.
Powering up In the squelched stale assures that the data
path to the data output pin (RX Data NB) Is disabled, and
prevents noise at the receiver terminals (RX+IRX-), from
baing Interpreted as valid Input data. Once transitions appear
at lha receiver termin als, the smart squelch circuitry checks
for the smart squelch requ irements to unsquelch; an
aitomating sequence (1010... or 0101...) of pulses with
amplitude of at least 525 mV. This requirement Is mel by the
preamble of an IEEE 802.3 frame with good signal to noise
ratio.
After a pulse Is received and checked for proper polarity
and amplitude, the pulse wldtlh is checked for proper
duration. If tlhe duration is to short or too long the smart
squelch circuitry resets and begins to took again for a proper
sequence. By requlrtng the dlfferenUal pulses to meat
amp~tuda and sequence requirements, R Is unlikely that
pulses due to aosstalk from coresident twisted pairs are
capable of causing the receiver to unsquelch. If a positive
pulse Is received first and the differential driver Is not
transmlffing, the receiver should unsquelch after three
alternating pulses. If a negative pulse Is received first, one
additional pulse Is required before unsquetch. If tlhe

differential driVer Is transmiHing, three additional pulses are
required to unsquelch.
After meeting the smart squel ch requirements, the
MC34055 will pull high the RX EN H pin and enable the path
to the receive data pin (RX Data NB) provided the MC34055
Is not In the loop back test mode (Loop L low). If the receiver
unsquelches, the receive enable pin remains high and the
data path to the receive data pin remains enabled until
transitions cease to exist at the receiver terminals. Valid data
recaption Is also Indicated by hlgMow trenshlons of the
LNKFL H pin at 100 ms Intervals. When transitions et the
dllferentlal terminals cease, marking the end of frame activity,
the receiver re-enl81Sihe squelch state, pubs low on the RX
EN H pin, and begins accepting valid link pulses until the start
of the next 802.3 frame.
If the MC340551s requested to begin transmiHlng (TX EN
HIs asserted), and the receiver unsquelches slmubaneously,
there Is a collision. Also, If tlhe MC34055 driver enable pin Ia
previously asserted and the receiver detects vaUd transition
activity, the receiver Smart Squelch circullly verifies the
possibility of collision by requiring three extra transitions at
the dlllerential receiver before the unsquelch condition Is
reached. If unsquelch occurs, a collision condition exists.
During all collision conditions the MC34055 asserts the CTL
H sta tus pin for tlhe duration of tlhe condition and for a time
after the end of collision.
During a collision condition the receive and transmit paths
ere still both enabled allowing transparency to the media.
Either the presence of simultaneous transmit and receive
activity or the con dition of the CTL H status pin can be used
by the communications controller to acknowledge end react
to the collision. In epplicatlons where a t O MHz collision
signal Is required by an SIA, the combination ofthis status pin
and the clock oscillator output can be logically combined to
provide a 10 MHz output II the DTE reacts to the collision
and ceases transm!Hing, the MC34055 wilt decay to Idle until
a re-transmit is attempted.
Cryatol Oeclltetor
The MC34055 has an on-<:hlp clock oscillator used to
provide a reliable and accurate Ume reference to an tlha
Internal Umers. The oscilalor can be run with a crystal or
driven at Pin 24 from an external clock source. Also provided
Is a buffered clock output which Is useful II tlhe MC34055 Is lo
be used In a repeater or concentrator application.

Tabla 1 Tho cryatal used In the oscillator 11 aubject to the following spactncatlone.
Crystal Oporallng Modo

Fundamental

Crystal Cut Type

AT

Crystal Extemal Shunt Capacitance

7.0 pF Max

Crystal Resonant Mode

Series

Crystal Accuracy

±0.01%@25"C

Crystal Temperature Variance

0.005% from CJ> lo 70'C

Crystal Series Resistance

25 n Max, 11 n Typical

Crystal Operating Temperature Range

()' lo 70'C
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LOOP L Tut Mode
II the Loop L pin Is low, the MC34055 Is In a test mode
whereby the data at the Input pin (TX Data NB) Is being
looped back Internally to the receive data pln(RX Data NB).
In this mode the data path from the differential receiver
terminals to the receive data output pins (RX Data NB) Is
disconnected While the Smart Squelch functionality of the
differenUal receiver Is still operational. This test mode allows
the DTE to lest the MC34055 internal loop back circuitry
since the data Is looped back to the receive circuitry as close
to the twisted pair Interface as possible.
Signal Quality Error Test
The MC34055 also provides the ability t o test the collis ion
detect circuitry without disabling either of the data paths. By
pulling the SQE EN l pin low, a collision test Is provided lo
the collision detect circuitry Immediately following the last
edge of a transmiHed 802.3 frame. The test verlnes lhe
operability of the collision detect circuitry, operability Is
announced by the assertio n of the CTL H pin for. a period
followi ng a valid data transmission.
Jabber Detection
The transmit circuitry of the MC34055 has the ability to
monitor and shut down the differential driver In the event of a
jabber condition. If transmission activity ever exceeds 20 ms

minimum, the differential driver, the collision detect, and
Internal loop back circuits are disabled. To announce the
presence of a jabber condition, both the CTL H and the JABB
H status output pins are asserted. In order to end the jabber
condition, the TX Data NB Input must stop toggling, or the TX
EN H pin must be pulled low for a minimum of 500 ms. The
status output pins have the abUily to drive an extemal led and
were added to facllitize network manageability. The jabber
status outputs will not assert during power up or power down.
Full Duplex Mode
The MC34055 can be operated In a full-duplex mode If
requ ired. When the FULLD L pin Is pulled low the device will
enter the full duplex mode. This mode allows the transmitter
and driver to operat a Independently. Collision will not be
announced and the Internal loop back operation Is disabled.
The Signal Quality Error test, however, Is still operational If
enabled.
Status Pln a
The MC34055 has three status Indicator pins capable of
sourcing or sinking enough current to support an external
LED. S tatus pin levels ("1" or "01 report the condition of the
transceiver. Tabl e 2 shows the combinations and
s ignificance.

Table 2
Status Pin
JABBH

CTLH

·o·

"1"

T

X
X
X

LNKFLH

CondiUon

X

Collision condition<>< Signal OuaUiy EITOI" tssl

T

X

Jabber condition

X

-o·

Unk Failure. Incorrect or nonexistent Unk pulses, or lack of data at the
receiver tennklals.

X

"I"

Link "OK". Receiving link pulses.

X

'OtO t ...

Link "OK". Receiving valid data.

Test Select Pin s
The MC34055 has three operation mode test select pins,
l oop L, SQE EN L and FULLD L. The level of the pin

determines the mode of opemtion. Table 3 s hows the levels
and corresponding conditions of the status pins.

Table 3
Pin
Loopl

SQE EN L

FULLO L

Status

CondiUon

•t •

Nonnal operaUng mode. Loop back occurs when the transmitter iniliates and the receiver Is receiving
link pulses. The RX EN H pin follows the TX EN H pin and the ~ansmil data appeara on the RX Data
AlB output pln being used.

·o·

Loop back test roode. The transmn ctrcu~ Is looped back Internally as close to the dit!erenUal receive
circuit as possible. In this roodethe RX EN H pin folows the TX EN H pin and the transmit data ap·
peara on the RX Data AlB output pin being uaod. Any received data other than link pulses ere ignored
and the receiver will not unsquelch or announce co!Ualon.

·o·

Nonnal operating mode. Concurrent transmit and receive acUvlty resulls In a collision condition.

T

Test enabled. An internal test Is run on the colliolon circuitry and the CTl H pin is asserted for a Ume
window following the last posiUve packet edge. Date transmission and reception Is undisturbed.

"1"

Normal operating mode. Internal loop-back is operable and collision Is announced.

·o·

Internal loop-back is disabled and collision will not be announced. Signal Quality Error test is
sUA operable.
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APPLICATIONS INFORMATION
The MC34055 implements the physical layer of a
1OBASE-T application of IEEE 802.3. II provides the
physical connection to the media (twisted pair) and the
services required by the MAC sublayer of the Data Link
layer. Two Interfaces are defined in the IEEE 802.3
specification of the physical layer; one Is the MDI providing
connection to the twisted pair; and the other Is the AUt
providing connection to the encoder/decoder function of the
Data link layer. While the MC34055 provides the connection
to the twisted pair, a CMOS and raised ECl Interface Is
provided instead of an AU I.
The MC34055lmplements the twisted pair Interface of the
physical layer in a 802.3 \OBASE- T application but circuitry
must be added ~ an AUI is desired, (see Figure 10 for
suggested schematic). For example, an external MAU
application requires the AUI and a twisted pair interface. A
chip capable of realizing the AUI Interface is the Texas
Instruments SN75AlS085. This IC has an AUI interface and
another interface which Is compatible with the MC34055. The
differential input of the 75AlS085 can be used for the
TX+/TX- terminals of the AUf. The differential drivers of the
75ASl085 can be used as the RX+/RX- and th e
COl+/COl-termlnals of the AU I. The other Interface of the
75AlS085then will interface to the MC34055 by three paths

12
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shown In the application suggestion. The application
accounts for all the inputs/outputs of an external MAU.
Embedded applicalions do not require a full AUI and a
MC\0116 can be used to Interface between the raised ECl
Interfaces of the MC34055 and the AUt of existing
encoder/decoder chips. The MC 10116 Is a MECl 10k Triple
Line Receiver with typical propagation delay and rise and fall
times (20% to 80%) of2.0 ns. Figure 11 shows the use ofthe
MC10116wlth the MC34055 and the AMD 7992 SIA.
In a multf-port repeater, or hub, a port Is required for each
DTE connected to the IEEE 802.3 network. This port consists
of two connections, one for the TX+fTX- pair and another for
the RX+IRX- pair. The repeater unit then multiplexes these
lines so that all of the stations are capable of transmitting to
or receiving from all the other stations on the network. This
establishes the need for a transceiver without an AUI
Interface. If an AUI Is present with each 1OBASE-T
transceiver, chip count Is Increased because there Is a
requirement to convert from balanced to unbalanced lines
before multiplexing.
An application suggestion lor the use of the MC34055
used In a multlport repeater Is shown in Figure 6. Here the
receive and transmit lines for the 10BASE-T transceivers are
multiplexed by the hub hardware.
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